Request for Proposal

Procurement of Software and Hardware for the Project "National Semiconductor Human Resource Development Program (NSHRDP) Phase-I"

A (01)/PSEB/2026-11

April 2026

Contents

1. Introduction to PSEB

Pakistan Software Export Board (PSEB) is an entity under the Ministry of IT & Telecom mandated to act as One Stop Shop on behalf of Government of Pakistan and ensuring of sustainable growth, development of the industry and enhancing of IT & ITeS exports. One of the objectives of PSEB is availability of skilled resource equipped with latest technologies for the IT Industry. In order to help increase the employability and to fill the supply gap for industry-ready skilled resource, PSEB under the guidance of Ministry of IT and consultation with IT Industry is initiating a series of HR development program, one of the said programs is equipping of the IT professionals and ICT & Non-ICT graduates with latest technologies by the ICT Industry Professionals which will help in enhancing the number and quality of HR workforce available to Pakistan IT & ITeS industry

2. Introduction to the Project

The National Semiconductor Human Resource Development Program (NSHRDP) – Phase-I, under the guidance of the Government of Pakistan, invites proposals from qualified and experienced vendors for the supply, installation, configuration, and technical support of a comprehensive suite of hardware and software infrastructure. The purpose of this procurement is to establish advanced semiconductor training labs across the selected academic and research institutions to equip undergraduate, graduate, and professional learners with practical skills in integrated circuit (IC) and system-on-chip (SoC) design workflows.

This procurement directly supports **Component I** and **Component II** of the NSHRDP framework, namely:

- **Component I: Semiconductor Education and Research Clusters (SERCs)**: Focused on formal academic training, this component aims to strengthen undergraduate (BS/BE) and postgraduate (MS/PhD) programs in electronics, electrical engineering, and computer engineering disciplines, through access to state-of-the-art Electronic Design Automation (EDA) tools and compute infrastructure.
- **Component II: Upskilling Training Programs (USTPs):** Targeting professionals and industry practitioners, this component seeks to deliver fast-track, modular training in digital and analog chip design, verification, layout, and embedded systems, aligned with real-world industrial demands.
- **Component III: Centralized Electronic Design Automation (EDA) Tools:** This component plays a critical enabling role by providing shared access to industry-standard EDA software, silicon IP repositories, and remote design environments through a centralized on-prem server based infrastructure. This component ensures that both SERCs and USTPs have the necessary digital tools and support to deliver high-quality semiconductor education and training.

3. Objectives of Procurement

The scope of this procurement includes—but is not limited to—hardware such as high- performance computer servers, engineering workstations, laptops, network switches, and supporting infrastructure (UPS, cabling, etc.), as well as licensed software for front-end, back-end, and analog/mixed-signal semiconductor design.

By equipping universities with globally benchmarked design tools and lab facilities, NSHRDP aims to:

- Build a foundation for advanced VLSI education and research

- Increase the employability and international mobility of Pakistani engineers
- Enable partnerships with global chip design companies and MPW (multi-project wafer) programs
- Position Pakistan as a competitive contributor in the fabless semiconductor ecosystem
- Facilitate the annual Multi-Project Wafer (MPW) challenge to enable tape-out opportunities for students and faculty-designed ICs
- Provide access to a centralized repository of reusable silicon IPs to accelerate design workflows and promote IP reuse across institutions.

Through this RFP, NSHRDP seeks committed vendors with proven experience, OEM-authorized partnerships (for servers and EDA Tools, and network switches), authorized distributor (laptops, workstations) and the technical capacity to deliver turnkey EDA lab solutions.

4. Scope of Work

In order to ensure greater clarity, specialization, and competitive participation, the scope of work in this RFP is divided into two distinct lots:

- Lot 1 – Software Procurement
- Lot 2 – Hardware Procurement.

Vendors may submit proposals for either or both lots, depending on their area of expertise and capability. This division enables targeted evaluation of proposals based on the specific technical and operational requirements of each lot, and encourages the participation of qualified vendors who specialize in software solutions, hardware infrastructure, or both. Each lot will be assessed independently, and contracts may be awarded separately or jointly, based on evaluation criteria, compliance, and value proposition. The participating bidder shall quote for the complete Lot, otherwise the bid will be rejected.

4.1. Lot-1: Procurement of Software Tools (TURNKEY Solution which is fully functional and ready for immediate use)

4.1.1. Software Requirements – Electronic Design Automation (EDA) Toolchain

The Procuring Entity intends to invite proposals from qualified and experienced vendors for the provisioning, deployment, and operation of Electronic Design Automation (EDA) semiconductor tools, integrated with locally hosted on-prem server infrastructure, for the purpose of conducting semiconductor design and fabrication-related trainings.

The proposed solution shall be a complete TURNKEY solution, wherein the successful bidder shall be fully responsible for end-to-end delivery, including design, supply, installation, configuration, licensing, commissioning, training enablement, support, and ongoing operations for the duration of the contract.

The selected vendor shall provide, deploy, and support a comprehensive suite of Electronic Design Automation (EDA) software to enable the training of undergraduate and graduate-level students in semiconductor and integrated circuit (IC) design. The solution must encompass the full design flow from register-transfer level (RTL) specification to gate- level synthesis, physical implementation, verification, and system-on-chip (SoC) prototyping. The

software licenses must be valid for academic, research and non- commercial continuing education use and support concurrent users in lab and training environments and cluster settings till 2030.

4.1.2. Software Tools

The following baseline bundles are final for this procurement. Bidders may offer functional equivalents only where explicitly labeled 'or Equivalent' in the compliance sheet, with documentation proving full flow-compatibility and PDK/technology-node support.

4.1.2.1. **List of Items required:**

Sr.#	Item
1.	Digital IC Design Flow
2.	Analog & Mixed-Signal IC Design Flow
3.	IC Design Verification Flow
4.	PCB Design Flow
5.	Physical Verification Flow

Note: Detail specifications are mentioned at Bill of Quantity (BOQ) Lot – 1 Software section

4.1.3. Centralized Licensing and Local on-prem Server Model

All software tools must include support for:

4.1.3.1. **Floating/Network Licenses:** License models should allow concurrent access by lab users across institutional domains.

4.1.3.2. **License Server Integration:** Tools should support license server configuration (e.g., FlexNet), with administrator tools for monitoring and allocation.

4.1.3.3. **Usage Tracking & Compliance:** Built-in analytics for license usage, user access reports, and compliance monitoring.

4.1.3.4. **Local On-prem Sever Model:** The EDA tools will be hosted through a local on-prem server model where universities/ institutes are partners in the program will get specific number of accounts for usage through remote mechanism.

4.1.4. Licensing Expectations

- Licenses must be valid for academic, research, and continuing-education use across Components I & II Semiconductor Education & Research Clusters (SERCs) and Upskilling Training Programs (USTPs).
- Model: Annual subscription licenses through December 31, 2030, with fixed renewal price caps (≤ x% annual escalation; bidder to state x). Multi-year

prepayment options may be offered if they are cost-neutral or better versus annual renewals.

- Bidders shall quote the annual unit price, escalation cap, concurrent-user counts, and bundled tool entitlements per site and per remote account. (Perpetual or 'one-time till 2030' licenses are not solicited unless explicitly approved by NSHRDP/TAC.)
- Authorized Usage: Licenses shall explicitly permit instructional delivery to USTP cohorts (professionals/industry trainees) under Component II, in addition to formal academic programs under Component I, provided usage remains non-commercial (training/education).

4.1.5. Solution Options and Implementation Scope

- Standardized Solution Model (Pre-Decided)
- NSHRDP shall adopt a standardized deployment model for EDA access and licensing, finalized with the Technical Advisory Committee (TAC) prior to bid issuance.
- Bidders shall not propose alternative models which do not meet specifications; bids must conform to the standardized model summarized below:
- Model: On-prem license-server hosted at designated institutions, providing remote authenticated access for partners (Component I & II).
- Licensing: Floating/network licenses integrated with a centralized license server (e.g., FlexNet), with usage tracking and compliance analytics.
- Access: Account-based remote use via the local on-prem server model; role-based controls for students, faculty and USTP trainees.
- (Detailed configuration and baseline tool bundles are provided in the compliance sheets/BOQ; bidders must quote strictly to these without alternate 'solution options'.)

4.2. Lot-2: Hardware Infrastructure Requirements

The selected vendor shall supply, install, and configure a high-availability, performance-optimized hardware infrastructure to support the delivery of semiconductor education, research and continuing education. This infrastructure will be the technological foundation for hosting Electronic Design Automation (EDA) tools, simulating complex IC designs, and enabling hands-on learning in a multi-user academic setting.

The hardware must be purpose-built for compute-intensive EDA workloads, digital simulation, analog circuit verification, and SoC integration—aligned with the demands of modern chip design labs and high-throughput verification environments. The proposed solution must include all servers, workstations, network devices, storage systems, and power backup infrastructure required to operationalize training under the National Semiconductor Human Resource Development Program (NSHRDP) at university and institutional clusters.

4.2.1 List of Hardware Items required with Quantity

Sr. #	Items	Quantity
1.	High-Performance Computer (HPC) Servers	**01**
2.	High End Server for Lab	**03**

3.	Engineering Workstations (Student Terminals)	**105**
4.	Networking Infrastructure	**03**
5.	Power Backup (Uninterruptible Power Supply)	**03**
6.	FPGA kits for Lab	**60**
7.	Laser Printer for Lab	**03**
8.	Laptops	**12**
9.	Heavy Duty Color Printers	**01**
10.	Heavy Duty Printer	**01**
11.	Heavy Duty Scanner	**01**
12.	Photocopier	**01**
13.	LED (75")	**06**
14.	Wifi Routers	**03**

Note: Detail specifications are mentioned at Bill of Quantity (BOQ) Lot – 2 Hardware section

4.2.1. Expected Outcomes

This hardware infrastructure will enable:

- Efficient operation of multiple EDA workflows in parallel.
- Real-time collaboration and design validation among students and instructors.
- Scalability for future expansion into chip tape-out, multi-node simulation, or EDA tools integration.

4.2.2. Technical Support and Services

As part of the end-to-end implementation of the Semiconductor Design Training Infrastructure, the selected vendor is required to deliver comprehensive technical support and professional services to ensure successful deployment, operational readiness, and knowledge transfer to institutional staff. These services are critical for enabling sustainable, long-term utilization of the Electronic Design Automation (EDA) toolchain and associated hardware systems across educational and research clusters.

The vendor will be responsible for installation, configuration, environment provisioning, instructor enablement, and technical support, both onsite and remote, in line with the project's capacity-building objectives.

4.2.3. Installation and Configuration Services

The vendor must provide complete deployment of the hardware and software ecosystem, which includes:

- **End-to-End Software Installation**: All procured EDA software suites (front-end, back-end, analog/mixed-signal, verification, SoC-level) must be installed and validated on:
    - Computer servers
    - Student workstations
    - Centralized license servers

- **Environment Configuration**: Customization and configuration of:
    - Simulation and synthesis environments
    - EDA libraries, design kits (PDKs), and technology nodes
    - Lab environment templates for multi-user scheduling and access control
    - Project directory structures, user quotas, and toolchain integration (e.g., PATH, TCL scripts, environment variables)
- **OS-Level Optimization**: Includes Linux configuration for high-performance computing:
    - Kernel tuning (e.g., shared memory parameters)
    - Cron job automation for backups and logs
    - Secure SSH access for instructors and admins

4.2.4. License Server Deployment

The vendor must install, configure, and validate a centralized license management system, including:

- **License Server Deployment**:
    - Installation and activation of floating/network license servers
    - Integration with all end-user nodes and computer systems
    - Environment variable setup for client-side license paths
- **Usage Monitoring & Administration Tools**:
    - Submit Monthly reports related to monitoring usage and compliance
    - Scripts for automated license usage reports and alerts for administrators
- **Redundancy Configuration (Optional)**:

    High-availability license server clustering or backup configuration

5. Project Teams' Training and Capacity Building

The vendor will be responsible for hands-on technical training to institutional staff to ensure autonomous lab operation and user support after deployment.

5.1. Training Requirements:

- **Duration**: Minimum of **02 full working days** of **on-site training** at each lab deployment site
- **Target Audience**:
    - Lab instructors and coordinators
    - IT system administrators and support staff
- **Training Content**:
    - Introduction to EDA workflows and toolchain navigation
    - Hands-on sessions for simulation, layout, STA, synthesis, and verification flows
    - Tool-specific licensing and troubleshooting
    - File management, backup protocols, and remote support readiness
    - Software update and patching workflows
- **Training Materials**: The vendor must provide:

- Video tutorials (if available)
- Quick-reference sheets for common tasks
- Post-training assessment or feedback survey

5.2. Onsite Support Services (Post-Deployment)

The vendor shall provide on-site technical support for a period of **one (1) year for workstations, laptops, and 05 years for servers** from the date of final acceptance. The support and updates services for EDA Tools and other software's will be as per licensing terms and conditions. This includes:

- **Support Scope**:
  - Software failures, simulation errors, licensing issues
  - System integration problems
  - Operating system reconfiguration if required by tool updates
  - Hardware troubleshooting assistance
- **Response Time & SLA**:
  - Critical issues: Onsite response within 24–48 hours of issue reporting
  - Non-critical requests: Response (Email or call) within 72 hours
  - Monthly status reports and ticket summaries to be submitted to the client's technical lead

5.3. Remote Helpdesk Support

A remote support facility must be operational for the entire project duration , offering:

- **Access Channels**:
  - Dedicated support email and ticketing portal
  - Helpdesk hotline (optional)
  - Live session support via Zoom/Teams (for simulation/debugging walkthroughs)
- **Support Hours**:
  - 24/7 Technical support
  - A comprehensive SLA to make 24/7 technical support optimally possible.
- **Common Use Cases**:
  - License checkout failures
  - Simulation configuration issues
  - Design rule violations and tool integration errors
  - Remote patching or updates for EDA tools

5.4. Documentation and Handover

Upon completion of deployment, the vendor shall submit:

- **Technical Deployment Report**:
  - Inventory of installed software and hardware
  - Configuration snapshots and architectural diagrams
  - Network topology and license server maps
- **User Documentation**:
  - Admin manuals for server maintenance
  - Lab usage SOPs
  - Troubleshooting FAQs
  - Contact list for support escalation

6. Evaluation Criteria

All submitted proposals will undergo a **Single Stage Two Envelope process**, technical and financial, carried out by a designated Evaluation Committee comprised of technical experts, project management personnel, and procurement professionals.

Only those proposals that meet the eligibility criteria outlined in Section 6 and are deemed technically responsive (achieving the minimum qualifying score of 70% in the technical evaluation) will proceed to the financial evaluation stage.

The following weighted evaluation criteria will be used to assess and rank the proposals:

6.1.1. Technical Compliance (100%)

100% compliance to the specification of the software and hardware tools/equipment (Reference Compliance Sheet & BOQ for LOT-1&2) will be mandatory.

Key evaluation factors include:

- Completeness of the hardware and software offering
- Alignment with required EDA tool categories (front-end, back-end, mixed-signal, verification, SoC)
- Compliance with server and workstation specifications
- Network, storage, and backup system compatibility
- Inclusion of centralized license server and EDA toolchain pre-configuration

6.1.2. Delivery Time & Support Plan

This assesses the bidder's ability to meet or exceed the required 60-day delivery and commissioning (for hardware and 15-days for software installation post hardware deployment) timeline, and the robustness of their post-sales support structure.

Key components:

- Detailed delivery schedule
- Detailed Gantt chart or implementation timeline
- Structure of Support team, location, and availability
- SLA commitments (onsite and remote support)
- Proactive monitoring, ticketing, and escalation procedures
- Generation of reports for post-sales support.
- Local or regional service presence

1. **Scoring Note:**

- Higher scores for early delivery commitments with documented team availability.
- Lower scores for generic, non-local, or weakly defined support plans.

6.1.3. Relevant Experience of the Bidder

JV Aggregation Rule: Where a bid is submitted by a JV/Consortium, experience, OEM authorizations, and technical capacities of all members shall be aggregated for evaluation, provided roles/responsibilities are

consistent with the JV Agreement and each member's documentation is submitted.

To ensure capability and reliability in delivering specialized infrastructure and academic enablement for semiconductor training, the bidder must demonstrate substantive prior experience in projects of comparable scope and complexity. Specifically:

1. The bidder must have successfully implemented at least one (01) similar project (in scope & Value of current RFP) within the last five (05) years involving (applicable as the requirement of the respective Lot):
    - Deployment, configuration, and lifecycle support of Electronic Design Automation (EDA) tools used in front-end, back-end, and SoC design workflows.
    - Procurement and commissioning of high-performance compute infrastructure, including servers, engineering workstations, and integrated storage systems aligned with semiconductor training and design.
    - Experience in managing centralized EDA tool environments, silicon IP repositories, or facilitating MPW (Multi-Project Wafer) tape-out programs will be considered an added advantage.
2. Projects must have been executed in academic institutions, R&D environments, or national skills development initiatives, with scope including both technical enablement and knowledge transfer/training components.
3. The bidder must submit verifiable documentation in support of their experience, including but not limited to:
    - Project summaries outlining scope, beneficiaries, technical components, and duration.
    - Client reference letters or completion certificates.
    - Evidence of partnership with OEMs or IP vendors (if applicable).
4. Additional weightage shall be given to vendors demonstrating experience in:
    - Projects funded or monitored by government, multilateral, or educational oversight bodies.
    - End-to-end delivery (design to deployment) of EDA and hardware environments aligned with academic or commercial tape-out workflows.

6.1.4. Training Plan and Capacity Building

This criterion evaluates how well the bidder plans to build the technical capacity of lab instructors and IT staff through structured training.

Evaluation includes:

- Duration and scope of training (minimum 2 days required)
- Use of certified trainers or vendor-led sessions
- Quality of materials provided (manuals, tutorials, SOPs)
- Post-training support options (Q&A, helpdesk, refresher sessions)

2. Scoring Note:

- Full points for structured, tool-specific, hands-on training led by experts.
- Reduced scores for limited or generic training commitments.

6.2. Mandatory Eligibility Criteria Checklist

Before the Bidders submit their Proposals, within the stipulated time mentioned in this Request for Proposal document, Bidders are required to make sure that following mandatory requirements of this RFP document are fulfilled. These requirements must be furnished at the time of submission of Proposal. Non-submission of any one of the following applicable requirements shall result in disqualification:

Sr#	**Mandatory Eligibility Criteria Checklist** (If compliant, please check , otherwise put a Cross in the Mark Column)	**Mark (Yes/No)**
1.	Proof of Certificate of Incorporation or Registration or equivalent	
2.	Proof of NTN Certificate and proof of Active Tax Payer.	
3.	Proof of GST Certificate (If compliant, please check, otherwise put a Cross in the Mark Column)),	
4.	The firm should have its or its associates offices in at least one major city of Pakistan (i.e. Lahore, Karachi & Islamabad)	
5.	Participating firm must provide Manufacturer's Sole Authorization / Distribution Letter (for servers and EDA Tools, and network switches), and authorized re-seller (laptops, workstations) from Principal in the name of tender undersigned (wherever is applicable)	
6.	Provide Bank Statement / Audited Financial Statement of Minimum of at least last 01 year.	
7.	Original affidavit (not older than one month) on Stamp Paper(s) of worth Rs.100 or more that Bidder is not insolvent, bankrupt and is not blacklisted or debarred by PPRA, Government, Semi-Government, Private, Autonomous body or any other international organization.	
8.	Undertaking on stamp paper worth Rs.100/- or more mentioning all items will be delivered within agreed timelines after the issuance of purchase order/Contracts Sign.	
9.	Bidder must quote all items mentioned in a lot that bidder has applied for, otherwise the bid shall be rejected.	
10.	**"TECHNICAL PROPOSAL –** ***Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)*** Technical Proposal must be submitted on E-Pads (https://eprocure.gov.pk/). Bidders are to make sure that Financial Proposal is **not** part of the Technical Proposal in any form.	
11.	**"FINANCIAL PROPOSAL -** ***Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)"*** Financial Proposal must be submitted on E-Pads (https://eprocure.gov.pk/). The Financial Proposal should not be part of Technical Proposal in any form.	
12.		

Note: Bidders are required to submit *filled, signed & stamped copy of the above checklist* along with the Proposal.

6.3. Penalty Clause

Failing to provide items within agreed timelines, a penalty will be levied as follows:

Sr.#	Major Area	Parameter	Requirements	Penalty
1	Delivery of the equipment as per PO	Equipment delivery, installation and commissioning	Agreed timeframe (in Weeks)	Delay up to 4weeks after scheduled date @1.0% and beyond 4 weeks penalty will be 2% of PO value. Week means full week (7 days). If delay is more than 8 weeks from the scheduled date, authority reserves right to cancel the order.
2	Technical support and replacement of faulty equipment/parts during warranty period	Time taken by the Bidder to fix the problem	Within 24-48 hours of reporting	As per Penalty Clause of SLA to be signed between PSEB and bidding firm.

6.4. Technical Evaluation Criteria

During the technical evaluation no amendments in the Proposals shall be permitted. Bidders who obtain at least 70% marks in general and 100% Compliance to technical specifications will qualify and Financial Proposals would be opened only for technically qualified Bidders.

Financial Proposals of those Bidders obtaining less than 70% marks in in Technical Evaluation shall remain un-opened and will be returned to the Bidders. An evaluation committee appointed by the Company will evaluate Technical Proposals based on their compliance with the RFP and by applying the evaluation criteria and the point system, specified below:

Sr#	Description	Max. Score	Marks Allocation	
1.	Firm/Bidder Profile (Registered age, and Financial position) – **(Form B2)**	10	02 mark per year (Max. 10 Marks)	10
		10	Annual turnover +50 mil	10
			Annual turnover 30-49 mil	08
			Annual turnover 20-29 mil	06

2.	Relevant Experience of the Firm/Bidder/ JV Partner - **(Form B3)** Copy of Purchase order(s)/ contract & Successful Completion certificate shall be attached as evidence.	30	in para 6.1.3 The bidder must have successfully implemented at least one (01) similar project within the last five (05) years	30
3.	Qualification and Competence of the proposed Team Members–Full Time/Part time/ On-call **(Form B4-I & B4-II)** Qualification, Total experience, and Professional Certifications /Memberships of technical team (Must mention verifiable certification number#)	20	Relevant work experience of team lead (One project=5.0 marks)	10
			Relevant experience of the team deployed on project (switching experts, trainers, installation experts, EDA tools experience) (One team member =1.0 marks)	10
4.	Component wise work plan & Timelines	10	Submission of detailed work plan including key milestones with timelines	10
5.	Proposed Methodology	20	Equipment delivery, installation, testing and Commissioning as mentioned in scope of work.	10
			Support & Maintenance Plan Quality of the proposed support and maintenance plan will be taken into account while awarding score as mentioned in scope of work	10
6.	Transfer of Knowledge	10	Submission of training plan for PSEB's designated staff	05
			Provisioning of technical / user manuals	05
7.	Technical Bid Completeness	10	Technical bid completeness in accordance with the RFP	10
8.	Presentation / Demonstration of the Proposed Solution	20	Onsite presentation of proposed solutions by participating bidders	20
	G. Total	**140**		

6.5. Final Ranking and Award Decision

Final Ranking and Award Decision (Per Lot)

1. Technical Evaluation (Pass/Fail): Bids must meet 100% compliance to the specifications and mandatory eligibility of the respective lot. Bids not meeting complete compliance shall be rejected and not proceed to financial opening.

6.6. For Lot-1 Software Procurement

Financial bids of only technically qualified Firms / companies will be opened. Quoted prices shall include all applicable taxes.

Evaluation of financial bids / Score will be calculated as following:

- The weightage of financial proposal is 40% in the total score.
- The financial weightage will be calculated by the following formula:
  = (lowest bid/bid offered by this firm) *40 The score achieved by a bidder will be aggregated as follows:
- Total score obtained by a bidder = Technical weightage (60%) + Financial weightage (40%)

6.7. For Lot-2 Hardware Procurement

Financial bids of only technically qualified Firms / companies will be opened. Quoted prices shall include all applicable taxes.

Evaluation of financial bids / Score will be calculated as following:

- The weightage of financial proposal is 40% in the total score.
- The financial weightage will be calculated by the following formula:
  = (lowest bid/bid offered by this firm) *40 The score achieved by a bidder will be aggregated as follows:
- Total score obtained by a bidder = Technical weightage (60%) + Financial weightage (40%)

7. Instructions for Bidders

This document contains all the information pertinent to this solicitation and governs the preparation and submission of Proposals. The technical & financial forms to be filled by Bidder for this assignment are annexed with this RFP document. Proposals must be submitted by the deadline, completed on the formats provided by the Company, with supporting documents, according to the guidelines given in the section titled Instructions & Information for Bidders. Proposals will be evaluated by bid evaluation committees constituted by the Company.

Vendors are invited to submit proposals for one or both lots under this RFP, namely

- Lot 1: Software Procurement and
- Lot 2: Hardware Procurement.

Proposals must be clearly labeled to indicate the specific lot(s) being addressed. Each lot must be supported by a separate Technical Proposal and a separate Financial Proposal, submitted on E-Pad. Vendors submitting proposals for both lots must ensure that the documentation for each is complete and independently evaluated. The bidders can quote in one lot or more and the purchase order may be issued accordingly The

Committee reserves the right to award contract for each lot independently, based on the evaluation criteria and value offered.

Based on the availability of allocated funds, PSEB reserves the right to determine the exact quantity and category of equipment to be procured under this RFP. The procurement process will be guided by strategic priorities, institutional readiness, and alignment with project objectives. PSEB may choose to procure select hardware or software items from the proposed list depending on budgetary constraints and technical evaluations. This ensures optimal resource utilization while maintaining the flexibility to address emerging needs during project execution.

RFP Document

The Bidder is expected to examine all instructions, general conditions, forms, terms and specifications contained in the RFP document and its annexures. Failure to comply with instructions will be at the Bidder's risk and may affect the evaluation of the Proposal. Proposals that do not comprehensively address the scope of work/ToR and other requirements may be rejected. Inability to comply with applicable instructions, general conditions of contract, terms and specifications may lead to rejection of Proposal.

8. Preparation of Proposal

8.1. Language of the Proposal

Proposals prepared by the Bidders and all correspondence and documents relating to the Proposal exchanged between the Bidders and the Company shall be in writing and in English Language.

8.2. Proposal Currency

All prices shall be quoted in Pakistan Rupees (PKR) and all payments will be made in Pakistan Rupees (PKR.).

8.3. Period of Validity of Proposal

Proposals shall remain valid for 180 days from the date of bid opening as provided in the RFP document. In exceptional circumstances, Company may solicit the Bidder's consent to an extension of the period of validity without any material changes in the Bidding Document.

8.4. Supporting Documents

While preparing the Technical Proposal, the Bidder shall ensure that it provides the Company with documentary evidence. Bid evaluation committees will evaluate Proposals solely on the basis of documentary evidence submitted in accordance with evaluation criteria described in this Bidding Document.

8.5. Cost of Preparing Proposal

All costs of preparing Proposal and of negotiating with Company, including visits for discussion with Company, are not reimbursable.

8.6. Proposal Documents

The Proposal, in binder form, with serial number of each page should comprise

the following:

Technical Proposal
Technical Proposal must consist of the following: a) **Checklist** (Mandatory Documents required with the Proposal) b) Technical Proposal Submission – Form B1 c) Firms/Bidders Profile – Form B2 d) Relevant Experience of the Firm/Bidder – Form B3 e) Qualification, Total Experience and professional Certification/Membership – Form B4-I f) Composition of Proposed Project Management Team with Organogram – Form B4-II Technical Proposal shall detail the capability and experience of delivering the services specified in the ToR. Bidder shall submit details of maximum ten of their most relevant/similar nature assignments for technical evaluation using the prescribed format. Assignments submitted beyond the given number will not be considered. Team structure proposed by the Bidder for the project (including updated CVs of individuals involved in management and project implementation) in accordance with relevant *Forms.*
Financial Proposal
Financial Proposal must consist of the following: *a)* Financial Proposal Submission Form– *Form C1*
b) Summary of costs – *Form C2*

8.7. Format and signing of Proposal

The Proposal shall contain no interlineations, erasures, or overwriting, except, as necessary to correct errors made by the Bidder, in which case such corrections shall be initialed by Bidder's authorized person. The Proposals shall be clear and elaborate. Different parts of Proposals shall be separated using color separators, flags or tags.

Note: *The Technical Proposal must not contain any pricing information whatsoever. Non-compliance will lead to rejection of the Proposal.*

8.8. Submission, Receipt, and Opening of Proposal

Technical and Financial Bids shall be in English language. Single Stage Two Envelop Procedure of Principal Method of Procurement (i.e. Open Competitive Bidding) will be used by adopting Quality and Cost Based Selection for the subject procurement.

8.8.1. Bids should be submitted electronically ONLY through EPADS. Manual submission of bids is NOT allowed.

8.8.2. For registration and training on EAPDS or in case of any technical difficulty in

using EPADS, prospective bidders may contact PPRA Team, Director MIS Room No.109, 1s' Floor, FBC building Sector G-5/2, Islamabad. Contact Number 051-111-137-237.

8.8.3. The bids, prepared in accordance with the instructions in the bidding documents along with bid security instrument (Copy) & Proof of Eligibility documents as specified in bid documents in favor of the undersigned must be submitted through EPADS by **April 28th 2026 at 03:00PM**. Bids will be opened on the same date at 03:30 PM.

8.8.4. Technical bid mentioned with "Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)"containing technical specifications only (without prices).

8.8.5. Financial proposal shall be mentioned with " Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)" containing the financial proposal.

8.8.6. The company can participate in one Lot or both Lots. The scanned copy of the earnest money in the shape of Bank Draft / Pay Order shall be in favor of "Pakistan Software Export Board" and shall be included in Technical Proposal.

8.8.6.1. For Lot-1 Software - earnest money of PKR 925,000/-

8.8.6.2. For Lot-2 Hardware - earnest money of PKR 6,200,000/-

Note: Original Bid Security instrument MUST BE submitted to the under signed on or before closing hours of the bids submission time. Otherwise the bid shall be rejected.

9. Delivery Timeline

To ensure timely execution and alignment with the objectives of the National Semiconductor Human Resource Development Program (NSHRDP), the selected vendor is required to complete the entire delivery and deployment of the hardware and software infrastructure within a strict timeline.

9.1. Delivery and Installation Period

- Software (Lot-1): EDA suites and license servers delivered, installed, and commissioned within 15 calendar days after hardware commissioning.
- Hardware (Lot-2): Delivered, installed, and fully commissioned within 60 calendar days from contract award.

9.2. Payment Terms

Payment Terms: No advance payment shall be made. 100% payment will be released after delivery, installation, testing and commissioning and staff training of the required hardware & software.

9.3. Licensing Compliance

- All proposed software must be:
    - Legally licensed for use in Pakistan
    - Free of trial versions, evaluation restrictions, or hidden usage lock-ins
    - Valid for the stated licensing term and intended academic/training use

- The vendor shall be held accountable for **any licensing violations**, and any such software will be rejected at no cost to NSHRDP.
- Vendors must ensure that licensing terms are valid through at least 2030, as per the academic and continuing educational requirements of the NSHRDP (Ref. Para 4.1.4)

9.4. Warranty and Support Obligations

- Vendors must provide at least **one (1) year warranty** on all hardware components other than 05 years' warranty for Servers.
- Post-deployment support (both onsite and remote) must meet or exceed the agreed **Service Level Agreement (SLA)**:
    - **Critical issues**: response within 24–48 hours
    - **Non-critical issues**: response within 72 hours
- Breach of SLA terms (e.g., repeated support delays, unresolved system downtime) may result in financial penalties, withheld payments, or contract cancellation**.**

9.5. Performance Guarantee

The successful firm(s) will have to provide performance Guarantee/ Bond equal to **10 %** of the contract value in shape of Bank Guarantee/ Demand Draft/ pay Order in favor of M/S Pakistan Software Export Board valid for 1 year separately for each Lots (Annex-III).

9.6. Substandard, refurbished and none compliant item(s) will be rejected by the PSEB at any stage after or during the supply

10. Force Majeure

- If either party is temporarily rendered unable, wholly or in part by Force Majeure to perform its duties or accept performance by the other party under the Contract it is agreed that on such party, giving notice with full particulars in writing of such Force Majeure to the other party within 14 (fourteen) days after the occurrence of

  the cause relied on, then the duties, of such party as far as they are affected by such Force Majeure shall be suspended during the continuance of any inability so caused but for no longer period and such cause shall as far as possible be removed with all reasonable speed. Neither party shall be responsible for delay caused by Force Majeure.
- The terms "Force Majeure" as used herein shall mean Acts of God, strikes, lockouts or other industrial disturbance, act of public enemy, war, blockages,

  insurrections, riots, epidemics (including operational disruptions due to government imposed COVID-19 restrictions), landslides, earthquakes, fires, storms, lightning, flood, washouts, government imposed restrictions due to environmental hazards, civil disturbances, explosion, Governmental Export/Import Restrictions, Government actions/restrictions due to economic and financial hardships, change of priorities and any other causes similar to the kind herein enumerated or of equivalent effect, not within the control of either party and which by the exercise of due care and diligence either party is unable to overcome.
- The terms of this Contract shall be extended for such period of time as may be

necessary to complete the work which might have been accomplished but for such suspension. If either party is permanently prevented wholly or in part by Force Majeure for period exceeding 4 (four) months from performing or accepting performance, the party concerned shall have the right to terminate this Contract immediately giving notice with full particulars for such Force Majeure in writing to the other party, and in such event, the other party shall be entitled to compensation for an amount to be fixed by negotiations and mutual agreement.

- If a Force Majeure situation arises, the Bidder shall promptly notify PSEB in writing of such conditions and the cause thereof. Unless otherwise directed by PSEB in writing, the bidder shall continue to perform its obligations under the Contract as far as is reasonably practicable and shall seek all reasonable alternative means for performance not prevented by the Force Majeure event.

11. Submission Instructions

Bidders must submit their proposals on E-Pad in accordance with the instructions below. Failure to comply with these instructions may result in the rejection of the proposal.

12. Pre-Bid Meeting

A pre bid meeting will be held on 16th April 2026 at 3:00 pm. Participating firms/consortiums are encouraged to join the meeting through the following zoom link.
Link: https://bit.ly/4m9WKkm

13. Submission Address

All proposals must be uploaded on E-Pad to the following address:
https://eprocure.gov.pk/

For general queries, please contact:

Mr. Rao Muhammad Arif Khan
Manager Procurement
Email: rarif@pseb.org.pk
Pakistan Software Export Board, 6th Floor New State life Building, Blue area, Islamabad

PART B- TERMS OF REFERENCE

14. Terms of Reference

The Successful Bidder is expected to provide the following services: -

14.1. Principal Vendor's 24x7x365 Online Technical Support

Principal vendor should provide "Online Technical Assistance" to PSEB 24 hours a day, 365 days per year that includes, when requested, the following technical assistance:

- 24/7 technical assistance
- Technical information service
- Software support
- Answering technical queries
- Fault diagnostic service and problem identification, including generic design faults.
- Vendor shall ensure that Principal Hardware/Software contact numbers are provided to PSEB before or immediately after the contract start date of the service.
- PSEB shall have access to download software updates or upgrades to licensed software purchased from Principal. These releases or upgrades shall be applied at the discretion of PSEB, when PSEB requires them.
- Preferably support the annual MPW (Multi-Project Wafer) challenge by enabling tape- out-ready design submissions from partner institutions.
- Preferably maintain and manage a centralized IP repository accessible to all participating institutions.

14.2. Details of Maintenance & Support Services

The bidder shall clearly indicate the points of presence in Pakistan for maintenance purpose. Maintenance/Part Replacement/Technical Support charges under the warranty period shall be included in the bid. The vendor will submit an SLA to carry out the activities such as equipment maintenance, faulty part replacement and technical support during the warranty period without any cost.

14.3. Payment Plan

All payments will be made on;

The delivery of hardware and its successful installation and commissioning, along with acceptance from the procuring agency

14.4. Joint Venture (JV) / Consortium Requirements

In cases where a bidder participates as part of a Joint Venture (JV) or Consortium, the following provisions shall apply:

1. **Lead Bidder Appointment and Responsibility**
    - The JV/Consortium must formally nominate a Lead Bidder through a notarized JV/Consortium Agreement at the time of submission.
    - The Lead Bidder shall act as the sole authorized representative of the JV/Consortium for all communications, clarifications, negotiations, and contractual obligations with PSEB.
    - If the JV/Consortium wins the tender, the Lead Bidder will bear full legal and financial responsibility for the execution, delivery, and performance of the contract, regardless of internal arrangements between members.
    - PSEB will recognize only the Lead Bidder as the contracting party (including payment) and will not engage with individual consortium members for contractual matters.
2. **Mandatory Documentation for Each JV/Consortium Member**
   Each member of the JV/Consortium must submit the following:
    - Valid National Tax Number (NTN) or equivalent tax registration certificate.
    - Certificate of Incorporation/Registration of the business entity in Pakistan.
    - Audited Financial Statements for the last three (3) fiscal years, demonstrating financial stability.
    - Evidence of Relevant Experience, including client references and proof of similar project delivery.
    - JV/Consortium Agreement, duly signed and notarized, clearly specifying:
        - Roles, authorities and responsibilities of each member.
        - Percentage of work and payment share.
        - Duration and scope of the partnership.
3. **Eligibility Compliance**
    - All members must individually meet the basic eligibility requirements outlined in the RFP.
    - The Lead Bidder must meet the minimum technical capacity and financial capacity criteria independently.
4. **Single Point of Contact & Liability**
    - The Lead Bidder will be the sole point of contact for PSEB throughout the tendering, contract execution, and project lifecycle.
    - The Lead Bidder will be jointly and severally liable for the obligations of all consortium members under the contract.
5. **Post-Award Responsibilities**
    - The Lead Bidder shall coordinate the performance of all consortium members to ensure seamless delivery as per project timelines.
    - All consortium members shall remain collectively accountable for contractual performance; however, PSEB will seek recourse solely from the Lead Bidder in case of non-performance, delays, or breaches.

PART C

FORMS TO BE SUBMITTED WITH THE PROPOSAL

15. Technical Proposal - Standard Forms

- B1 - Technical Proposal Submission
- B2 - Firms/Bidders Profile
- B3 - Relevant Experience of the Firm/Bidder,
- B4-I - Qualification, Total Experience and professional Certification/Membership
- B4-II- Composition of Proposed Project Management Team with Organogram

15.1. B1. Technical Proposal - Submission Form

To: Project Director

Pakistan Software Export Board

6th Floor New Statelife Building, Blue area, Islamabad

Islamabad, Pakistan

Tel: +92-51- 111 333 666

Fax: +92-51- 921-9075

Email: NSHRDP@pseb.org.pk

Islamabad, Pakistan

Sir,

We, the undersigned, offer to provide the services for execution of "**Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)"** in accordance with your Request for Proposal dated (Date, Month, 2026). We are hereby submitting our Proposal, which includes this Technical Proposal and Financial Proposal on E-Pads (https://eprocure.gov.pk/) (https://eprocure.gov.pk/).

Our Technical Proposal shall be binding upon us subject to the modifications resulting from Contract negotiations, up to expiration of the validity period of the Proposal, which is 180 calendar days from the closing date of proposal submission.

We understand you are not bound to accept any
Proposal you receive.

Yours sincerely,

Authorized Signature:

3. **Name and Title of Signatory:**

Name of Firm: Address:

15.2. B2. Firms/Bidders Profile

For JV/Consortium bids, submit member-wise forms and a consolidated summary indicating aggregated experience and capacity mapped to the JV roles.

Sr. #	Criteria	Response
1	**Profile of the agency:** i. Registered age of Firm ii. Names of Managers/ Owners/ CEO/ Directors/ Partners	
2	i. Location of Firm office/sub office ii. Number of relevant employees including their Names & Designations, Contact Numbers & Branch contact numbers	
3	**Financial Position** i. Name of Banks ii. Certificate of Financial position iii. Copy of audited Annual Accounts (of last 3 years) iv. Tax Registration (NTN/STN/FTN)	

15.3. B3. Relevant Experience of the firm/Bidder

Experience of Providing Data Center equipment, installation, configuration and testing. For JV/Consortium bids, submit member-wise forms and a consolidated summary indicating aggregated experience and capacity mapped to the JV roles.

Title & Project Synopsis	**Name and contact details of Focal Person of Bidder**	**Client Name, Organization, Focal Person Name & Phone Numbers**	**Project Worth**	**Project Duration**

*Please attach relevant documents to corroborate your information.

4. B4-I. – Qualification, Total Experience and professional Certification/Membership Personnel Summary (Complete for each Team Member)

Name of Employee:

Position		
General Information	Name:	Date of Birth:
	Telephone:	
	Fax:	
	Years with Present Employer:	

Employment Record:

Summarize overall professional experience in reverse chronological order.

DD/MM/YY		**Company/Project/Position/Specific Tech experience**
From	**To**	

5. **Relevant Experience:**

   Summarize relevant experience in reverse chronological order. Indicate particular technical and managerial experience relevant to the project:

DD/MM/YY		**Company/Project/Position/Specific Tech experience**
From	**To**	

6. **Education:**

Highest Level of Degree	**Relevance of Degree to the Assignment**
MPhil	
Masters	
Bachelors	

Certification:

Memberships:

7. **Certification:**

I, the undersigned, certify that to the best of my knowledge and belief, these data correctly describe me, my qualifications, and my experience.

_____Date: *[Signature of staff member and authorized representative of the firm] Day/Month/Year*

Full name of staff member:

_____

Full name of authorized representative:

_____

15.4. B4-II – Composition of Proposed Project Management Team with Organogram

15.4.1. Project Management Team

For JV/Consortium bids, submit member-wise forms and a consolidated summary indicating aggregated experience and capacity mapped to the JV roles.

Sr. #	Name/ Designation	Experience/ No. of years	Relevant Experience in Previous Assignments	Proposed Role in this Project

15.4.2. Organogram

For JV/Consortium bids, submit their respective organogram mapped to the JV roles.

16. Compliance Sheet of Lot-1 Software

100% compliance to the specification is mandatory

Sr.#	Item	Vendor	Complaint Yes / No
1.	Digital IC Design Flow	Jasper RTL Designer Apps Option (to JGFVBASE) or Equivalent Jasper Lint & DFT Designer App or Equivalent Jasper Formal Apps Option (to JGFVBASE) or Equivalent Jasper Advanced Platform Option to JGFVBASE or Equivalent Jasper Formal Verification Platform JGFVBASE Jasper Coverage Unreachability APP or Equivalent Jasper Verification Apps Option (Option to LGFVBASE) or Equivalent Genus Low Power Option or Equivalent Genus Physical Option or Equivalent Genus CPU Accelerator Option or Equivalent Genus Synthesis Solution or Equivalent Joules Implementation Option or Equivalent Joules Multihost Option or Equivalent Joules RTL Power Solution XL or Equivalent Conformal® GXL or Equivalent Conformal® Low Power XL or Equivalent Conformal® Low Power GXL or Equivalent Conformal® ECO Designer GXL or Equivalent Conformal® Litmus Signoff or Equivalent Conformal® Litmus Constraint Management Option or Equivalent Innovus 3nm Option or Equivalent Innovus 7nm Option or Equivalent Innovus 20/16/14nm Option or Equivalent Innovus Mixed Signal Option or Equivalent Innovus High Frequency Route Option or Equivalent Innovus Hierarchical Design Option or Equivalent Innovus GigaPlace XL Option or Equivalent Innovus GigaPlace-GXL Option or Equivalent Innovus Power Integrity Option or Equivalent Innovus Automotive Flow Option or Equivalent Innovus CPU Accelerator Option or Equivalent Innovus Implementation System or Equivalent Innovus DFM Option or Equivalent Cadence® Quantus Extraction XL or Equivalent Cadence® Quantus Advanced Analysis GXL Option or Equivalent Cadence® Quantus Advanced Modeling GXL Option or Equivalent	

		Cadence® Quantus Display Technology Option or Equivalent Cadence® Qunatus Advanced Modeling20 GXL Option or Equivalent Cadence® Quantus Advanced Node Modeling Option or Equivalent Quantus 32/28nm to 10nm Option or Equivalent Cadence® Quantus 7nm Option or Equivalent Tempus Timing Signoff Solution L or Equivalent Tempus Timing Signoff Solution XL or Equivalent Tempus Advanced Analysis Option or Equivalent Tempus Timing Signoff Solution ECO or Equivalent Tempus Timing Signoff Solution MP or Equivalent Tempus Power Integrity Option or Equivalent Voltus-XFi Custom Power Integrity Solution or Equivalent Voltus IC Power Integrity Solution XL (VTS-XL) or Equivalent Voltus IC Power Integrity Solution GXL Option (VTS-AA) or Equivalent Voltus IC Power Integrity Solution ESD or Equivalent Voltus or Equivalent Voltus IC Power Integrity Solution MP (VTS-MP) or Equivalent Modus ATPG – Distributed CPU Option or Equivalent Modus DFT Option or Equivalent Modus Hierarchical Option or Equivalent Modus ATPG – Distributed Base or Equivalent Cadence® iPegasus DRC for Virtuoso Studio or Equivalent Cadence® iPegasus FILL for Virtuoso Studio or Equivalent Cadence® Pegasus 16nm Node or Equivalent Cadence® Pegasus Design Rule Check or Equivalent Cadence® Pegasus Layout vs. Schematic Check or Equivalent Cadence® Pegasus DFM Fill or Equivalent Cadence® Pegasus Results Viewer or Equivalent Cadence® Pegasus Programmable Electrical Rule Check or Equivalent Cadence® Pegasus Design Review or Equivalent Cadence® Pegasus Custom Fill or Equivalent Cadence® Pegasus User Interface or Equivalent Cadence® Pegasus Design Review Layout and Mask Data Viewer or Equivalent Pegasus Layout Pattern Analyzer or Equivalent Pegasus Layout Pattern Fixing Option or Equivalent Celsius Thermal Solver or Equivalent Celsius Studio Advanced or Equivalent Celsius Advanced PTI or Equivalent Celsius EC Solver or Equivalent Design Compiler or Equivalent RTL Architect or Equivalent VCS Simulator or Equivalent	

		Verdi Debug Platform or Equivalent VC SpyGlass or Equivalent VC Formal or Equivalent TestMAX ATPG or Equivalent TestMAX DFT or Equivalent Fusion Compiler or Equivalent IC Compiler II or Equivalent 3DIC Compiler or Equivalent PrimeTime STA or Equivalent PrimePower or Equivalent PrimeTime-Power or Equivalent StarRC or Equivalent NanoTime or Equivalent Library Compiler or Equivalent MilkyWay or Equivalent RedHawk or Equivalent Synplify or Equivalent	
2.	Analog & Mixed-Signal IC Design Flow	Virtuoso® Schematic Editor XL or Equivalent Virtuoso® Simulation Environment or Equivalent Virtuoso® System Design Platform or Equivalent Cadence® Framework Integration Runtime Option or Equivalent Cadence® Design Framework Integrator's Toolkit or Equivalent Cadence® SKILL Development Environment or Equivalent Virtuoso® EDIF or Equivalent Virtuoso® Schematic VHDL Interface or Equivalent Virtuoso® Schematic Editor Verilog® Interface or Equivalent Spectre® AMS Designer or Equivalent Spectre® MMSIM with Spectre X Simulator or Equivalent Spectre® Characterization Simulator Option or Equivalent Spectre® Power Option or Equivalent Spectre® CPU Accelerator Option or Equivalent Spectre® Extensive Partitioned Simulator or Equivalent Interactive mode for Spectre® using Python/TCL or Equivalent Cadence® SimVision Mixed-Signal Debug Option or Equivalent Virtuoso® Power Manager or Equivalent Virtuoso® ADE Explorer or Equivalent Virtuoso® Visualization & Analysis XL or Equivalent Virtuoso® ADE Assembler or Equivalent Virtuoso® Variation Option or Equivalent Virtuoso® ADE Simulation Manager or Equivalent Virtuoso® ADE Verifier or Equivalent Virtuoso® Layout Suite GXL or Equivalent Virtuoso® Layout Suite EXL or Equivalent Virtuoso® Layout Suite MXL or Equivalent	

		Virtuoso® Layout Suite EAD or Equivalent Virtuoso® RF Platform or Equivalent Virtuoso® Implementation Aware Design Option or Equivalent Virtuoso® Advanced Node Option for Layout or Equivalent Virtuoso® Advanced Node Option for Layout Standard or Equivalent Virtuoso® MultiTech Framework or Equivalent Virtuoso® Advanced Node Framework or Equivalent Cadence® iPegasus DRC for Virtuoso Studio or Equivalent Cadence® iPegasus FILL for Virtuoso Studio or Equivalent Cadence® Pegasus 16nm Node or Equivalent Cadence® Pegasus Design Rule Check or Equivalent Cadence® Pegasus Layout vs. Schematic Check or Equivalent Cadence® Pegasus DFM Fill or Equivalent Cadence® Pegasus Results Viewer or Equivalent Cadence® Pegasus Programmable Electrical Rule Check or Equivalent Cadence® Pegasus Design Review or Equivalent Cadence® Pegasus Custom Fill or Equivalent Cadence® Pegasus User Interface or Equivalent Cadence® Pegasus Design Review Layout and Mask Data Viewer or Equivalent Cadence® Quantus Extraction XL or Equivalent Cadence® Quantus Advanced Analysis GXL Option or Equivalent Cadence® Quantus Advanced Modeling GXL Option or Equivalent Cadence® Quantus Advanced Node Modeling Option or Equivalent Quantus 32/28nm to 10nm Option or Equivalent Cadence® Quantus 7nm Option or Equivalent Voltus-XFi Custom Power Integrity Solution or Equivalent Voltus IC Power Integrity Solution XL (VTS-XL) or Equivalent Voltus IC Power Integrity Solution GXL Option (VTS-AA) or Equivalent Voltus IC Power Integrity Solution ESD or Equivalent Voltus IC Power Integrity Solution MP (VTS-MP) or Equivalent Spectre® RelXpert Reliability Simulator or Equivalent EMX® Planar or Equivalent Microwave Office Commercial & Academic Evaluation feature set or Equivalent Virtuoso® Analog Oasis Run-Time Option or Equivalent Cadence® OASIS for RFDE or Equivalent Xcelium Digital Mixed Signal App or Equivalent Xcelium Single Core or Equivalent Xcelium Digital Mixed Signal Option or Equivalent Xcelium Safety Simulation or Equivalent	

		Liberate Trio or Equivalent Custom Compiler or Equivalent PrimeSim HSPICE or Equivalent PrimeSim EMIR or Equivalent PrimeLib or Equivalent	
3	IC Design Verification Flow	Verisium Debug for Simulation or Equivalent vManager Safety or Equivalent vManager Linux Client (Quantity or Equivalent vManager Project Server or Equivalent Xcelium Digital Mixed Signal App or Equivalent Xcelium Single Core or Equivalent Xcelium Digital Mixed Signal Option or Equivalent Xcelium Safety Simulation or Equivalent Enterprise Simulator XL Interface for MTI or Equivalent Enterprise Simulator XL Interface for VCS or Equivalent Verifault XL Simulator or Equivalent Verifault XL Slave Node License or Equivalent Spectre® AMS Designer or Equivalent Spectre® MMSIM with Spectre X Simulator or Equivalent Virtuoso® AMS Designer Environment or Equivalent Cadence® SimVision Mixed-Signal Debug Option or Equivalent Jasper RTL Designer Apps Option or Equivalent Jasper Formal Apps Option or Equivalent Jasper Advanced Platform Option or Equivalent Jasper Formal Verification Platform or Equivalent Jasper Coverage Unreachability APP or Equivalent Jasper Verification Apps Option or Equivalent Jasper Lint & DFT Designer App or Equivalent Conformal® GXL or Equivalent Conformal® Low Power XL or Equivalent Conformal® Low Power GXL or Equivalent Conformal® ECO Designer GXL or Equivalent Conformal® Litmus Signoff or Equivalent Conformal® Litmus Constraint Management Option or Equivalent Joules Implementation Option or Equivalent Joules Multihost Option or Equivalent Joules RTL Power Solution XL or Equivalent Midas Safety Platform or Equivalent Modus ATPG – Distributed CPU Option or Equivalent Modus DFT Option or Equivalent Modus Hierarchical Option or Equivalent Modus ATPG – Distributed Base or Equivalent Spectre® Characterization Simulator Option or Equivalent Spectre® RelXpert Reliability Simulator or Equivalent	

4.	PCB Design Flow	Integrity® System Planner or Equivalent Allegro® Design Publisher XL or Equivalent OrCAD® X Professional Plus or Equivalent Pspice® System Designer or Equivalent Allegro® X Designer or Equivalent Allegro® X Venture or Equivalent Allegro® X Productivity Toolbox or Equivalent Allegro® PCB Symphony Team Design Option or Equivalent Allegro® Library Authoring or Equivalent Allegro® X Silicon Layout Option or Equivalent Allegro® X APD RF Layout Option or Equivalent Allegro® X SiP Layout Option or Equivalent Allegro® X SiP Layout Bundle or Equivalent Sigrity X Aurora PCB Analysis or Equivalent Sigrity X PowerSI or Equivalent Sigrity X SPEEDEM or Equivalent Sigrity X Advanced SI or Equivalent Sigrity X Advanced PI or Equivalent Sigrity X SystemsPI Option or Equivalent Sigrity X Advanced IBIS Modeling or Equivalent Clarity Multi-Physics Universal HPC Accelerator or Equivalent Clarity PCB Extraction Suite or Equivalent Clarity IC Package Extraction Suite or Equivalent Clarity Advanced IC Package Extraction or Equivalent Celsius Thermal Solver or Equivalent Celsius Studio Advanced or Equivalent	
5.	Physical Verification Flow	IC Validator or Equivalent Calibre nmDRC or Equivalent Calibre nmLVS or Equivalent Calibre PERC or Equivalent Calibre xRC or Equivalent Calibre xACT or Equivalent	

17. Compliance Sheet of Lot-2 Hardware

100% compliance to the specification is mandatory

Sr.#	Item and Specifications	Complaint Yes / No
1.	**High End Server for EDA tools** **Processor:** 2 × Intel Xeon Gold/Platinum CPUs or higher (minimum 32 physical cores, 64 threads or more) **Memory (RAM)**: Minimum 256 GB DDR4 ECC RAM, scalable up to 1TB to support concurrent multi-user environments **Storage Configuration**: Primary Storage: 1TB NVMe SSD for OS and toolchain Secondary Storage: 10TB SAS/SATA HDD in RAID-10 configuration for EDA project data **Networking**: 10GbE dual-port NIC with VLAN tagging and Jumbo Frame support **Operating System Compatibility**: Red Hat Enterprise Linux 8.4 or higher (RHEL) **Virtualization Support**: Support for KVM, Docker, or containerized EDA workflows **Redundant Power Supply (1+1):** 1400W **Ready Rails:** Sliding Rails without Cable Management Arm. **Warranty: THREE Years** OEM warranty	
2.	**High End server for Lab** **Processor:** Dual Intel Xeon Silver 4310 or AMD EPYC 7313, Minimum 24 physical cores (48 threads). **Memory (RAM)**: 256 GB DDR4 ECC RAM (expandable to 512 GB) **Storage Configuration**: 1 x 1 TB SSD for OS, 2 x 4 TB HDD (RAID 1 or 5), Software RAID acceptable **Networking**: 2 x 10 GbE **Operating System**: Redhat Linux Enterprise **Chassis:** 2U Rack-mountable preferred. **Use Cases:** Local hosting of applications, storage, backups, or training resources.	
3.	**Engineering Workstations (Student Terminals)** **Processor:** Intel Core i9 (12th Gen or newer) or AMD	

	Ryzen Thread ripper (32-core or above) **Memory (RAM):** 32GB DDR4 RAM, ECC preferred **Storage Configuration:** 1TB NVMe SSD, with read/write speeds exceeding 3000 MB/s **Networking**: 10GbE dual-port NIC with VLAN tagging and Jumbo Frame support **Operating System:** Pre-installed Linux Red Hat Enterprise OS with basic development packages (GCC, Python, Git) **Graphics:** NVIDIA RTX A2000 or higher, CUDA-enabled, with at least 6GB VRAM for acceleration of analog waveform processing and graphical layout rendering **Monitor:** 27" FHD (1920x1080) display mount compatibility.	
4.	**Laser Printer for Lab** **Functions:** Print **First page out:** As fast as 6.1 sec **Resolution:** Up to 1200 x 1200 dpi **Monthly duty cycle:** Up to 80,000 pages **Monthly** **Page Volume:** 750 to 4,000 **Print Technology:** Laser **Display:** LED 2-line backlit LCD graphic display **Processor speed:** 1200 MHz **Automatic Paper** **Sensor:** Yes **Connectivity:** USB, Ethernet, WIFI **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 **Memory:** 256 MB **Paper handling input:** 100-sheet multipurpose Tray 1, 250-sheet input Tray 2 **Paper handling output:** 150 sheet output bin **Media sizes support:** Letter, legal, executive, Oficio (8.5 x 13 in), 4 x 6 in, 5 x 8 in, envelopes (No 10, Monarch) **Print speed:** Upto 40 ppm **Warranty:** 1 year	

5.	**FPGA kits for Lab** **FPGA Device:** High-end FPGA (Nexys A7-100T, and similar) **Logic Elements:** 100,000+ **Embedded Memory:** Up to 8 MB Block RAM **DSP Slices:** 240+ DSP slices **I/O Pins:** 150+ **Clock Sources:** 100 MHz on-board oscillator, external clock input **Configuration Interface:** JTAG, USB-JTAG, QSPI **On-board Memory:** DDR3 (512MB to 1GB), QSPI Flash (128MB) **Programming Interface:** USB, JTAG, Serial debug **Supported Voltage Levels:** 1.2V, 1.8V, 2.5V, 3.3V **Expansion Connectors:** PMOD, FMC (low pin count), Arduino Shield header **Power Supply:** 5V DC or USB-C input **USB Interface:** USB 2.0 Device/Host, micro USB **On-board LEDs:** 16 User LEDs + Power, Status **Switches/Buttons:** 4 Push-buttons, 4 Slide Switches, Reset **Communication Interfaces:** UART, SPI, I2C, Ethernet (10/100/1000), CAN (optional) **Supported Standards:** RoHS, CE, FCC Class A **Development Software Support:** Vivado Design Suite, Xilinx SDK, Petalinux (for SoC) **PCB Dimensions:** 110mm x 100mm (approx) **Operating Temperature Range:** 0°C to +70°C (Commercial Grade)	
6.	**High End UPS for Lab** **Minimum Backup Duration:** 15KV UPS to support up to 60 minutes full load backup for the entire lab (servers, switches, and workstations) **Topology:** Online or Line-Interactive UPS with Pure Sine Wave Output **Features:** SNMP/USB monitoring support, replaceable batteries, surge protection. A minimum 1-year warranty with on-site support, hardware	

	replacement commitment, and response SLA of 48 hours.	
7.	**Networking Equipment for Lab** **Core Switch**: 24 Port Fully Managed Fiber Core Switch (enterprise Level) 20 x 10GE SFP+ ports 4 x 25GE QSFP28 with 2 x 40GE QSFP+ Uplink Ports, 750GBps+ Switching Capacity 550 Mpps+ Forwarding Performance VLAN Support Full Managed IP Routing, Static Route, BGP Support Centralized Management Platform, Dual Power Supply Support. All switches for this RFP should be of same brand / OEM. Warranty 3 Years warranty verifiable from Principal / OEM. **Access Switches**: 24 Port Fully Managed Layer 2 Switch (enterprise Level) 24 x RJ 45 ports with 4 x 10GE SFP+ Uplink Ports, 120+ GBps Switching Capacity 90+ Mpps Forwarding Performance POE Budget: 200W+ VLAN Support Centralized Management Platform All switches for this RFP should be of same brand / OEM. Warranty Standard warranty verifiable from Principal / OEM. Wi-Fi 7 Quad-Radio 17.982 Gbps High-Density Indoor AP, Intelligent 5 GHz & 6 GHz Band Switching **Wireless protocol:** 802.11a/b/g/n/ac/ax/be **Radio design:** Quad-radio: 2.4 GHz (2x2), 5 GHz (4x4), 5 GHz/6 GHz (4x4), 2.4 GHz/5 GHz (2x2), up to 12 spatial streams **Max. data transmission rate:** 17.982 Gbps **Network Cable** Network Cable Roll Cat 6A (Schneider/Molex or equivalent) Ca Supply & Installation of Cat-6A U/UTP Cable, 10G Supported * Conductor Diameter: AWG 23 (0.57±0.005mm) * Insulation Diameter: 1.03±0.03 mm * Number of Pairs: 4 pairs * Conductor Type: Solid Bare Copper Standards: • Cables Cabling System Standard Fire Rating • IEC 61156-5 ed. 2 • ISO/IEC11801 ed.2 • LSZH: IEC 60332-1 • ANSI/TIA 568-C.2 **Patch Panel** Supply & Installation of 24 Port Patch Panel with U/UTP Cat-6A Tool less Shuttered I/Os, Fully Loaded, 1G Supported **Cable Manager** Supply & Installation of Cable manager	

	Face Plates Supply & Installation of Single/Dual Port Face Plate without Shuttered, UK Style 86x86mm with Top Label Holder, Color Signal White Mandatory Features: * Single Port Without Shuttered Face Plate with Label holder with white label strip and transparent hinged cover * Keystone Fixing * UK standard single gang faceplate with 86 x 86 mm dimensions * Color Signal White * Compatible with all keystone jacks **I/O** Supply & Installation of U/UTP Cat-6A Tool less Shuttered I/O, White, 10G Supported Mandatory Features: * Tool less Assembly * U/UTP I/O, White * Shuttered I/O * Keystone Fixing * Color White Standards: •SO/IEC 11801 Ed.2.2 •DIN EN 50173-1 •TIA EIA-568-C.2 •IEC 60603-7-51 **Copper Patch Cord** UTP Cat-6A Patch Cord, RJ45 to RJ45, 1-Meter, PVC, **Copper Patch Cord** UTP Cat-6A Patch Cord, RJ45 to RJ45, 3-Meter, PVC, **Fiber Patch Cords** Fiber Patch Cord SC/LC or LC/LC 3-Meter 10G Supported Bidder must provide MAL for this RFP. **SFP** 10GBASE-SR, SFP+ optic (LC), Long range over Single mode (OEM) must be same brand as switch original SFP **Network/Server Rack (APC or Equivalent) imported rack** 22U Data Rack Metal Body Black Color Double Section 600mm x 800mm with Fans **PVC Pipe / Duct** PVC Pipe / Duct with Fixing Material Socket, Bend, Clip Adamjee or equivalent per point	

	Services for Networking Laying of Data Cat-6A Cable, Wall chiseling, Fiber Cable Laying, PVC Duct and PVC Pipe Fixing and Complete Installation of All Above Material. Termination / Tagging / Hanging of Material at Face Plate End and Patch Panel End Data and Wi-Fi Points and Fluke Testing of all nodes. Per point **Power Points** Electric Power Cabling plus (Pakistan Cable/Fast Cable (Ducting) per point Rate (including cable 3/29, and Duct) Face Plate with back Box Schneider supply and installation charge per point **Network Redundancy**: Support for dual-link redundancy, spanning tree protocol (STP), and hot-swappable transceivers.	
8.	**Laptops** **Model:** Business series or equivalent **Generation:** Ultra 7 or higher **Processor Type:** Intel Core Ultra 7 2GHz or higher **Installed RAM:** 16 GB DDR5 or higher **Hard drive size:** 1 TB SSD NVMe or higher **Display:** IPS/UHD or higher **Graphics Card:** Intel Integrated or equivalent **Keyboard:** Backlit. **Ports/Slots:** USB-C Thunderbolt, 2 x USB, HDMI, Headphone / mic combo **Operating System:** MS Windows 11 Pro (Licensed) **Carry Case:** Yes **Warranty:** 1 Year	
9.	**Heavy Duty Colour Printers** **Functions:** Print **First page out black:** 5.7 sec **First page out color:** 5.7 sec **Resolution black:** Up to 1200 x 1200 dpi **Resolution color:** Up to 1200 x 1200 dpi	

	Monthly duty cycle: Upto 120,000 pages **Print Technology:** Laser **Display:** LED **Processor speed:** 1.2 GHz **Automatic Paper Sensor:** Yes **Connectivity:** USB, Ethernet, WiFi **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 - Linux **Memory:** 1 GB **Paper handling input:** 100-sheet multi-purpose tray, 550-sheet input tray 2, 3 **Paper handling output:** 500-sheet output bin **Media sizes support:** letter, legal, A4, A5, A6, envelopes (C5, DL) **Print speed black:** Upto 60 ppm **Print speed color:** Upto 60 ppm **Warranty:** 1 year	
10.	**Heavy Duty Printer** **Functions:** Print **First page out:** As fast as 6.1 sec **Resolution:** Up to 1200 x 1200 dpi **Monthly duty cycle:** Up to 80,000 pages **Monthly Page Volume:** 750 to 4,000 **Print Technology:** Laser **Display:** LED 2-line backlit LCD graphic display **Processor speed:** 1200 MHz **Automatic Paper** **Sensor:** Yes **Connectivity:** USB, Ethernet, WIFI **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 **Memory:** 256 MB **Paper handling input:** 100-sheet multipurpose Tray 1, 250-sheet input Tray 2	

	Paper handling output: 150 sheet output bin **Media sizes support:** Letter, legal, executive, Oficio (8.5 x 13 in), 4 x 6 in, 5 x 8 in, envelopes (No 10, Monarch) **Print speed:** Upto 40 ppm **Warranty:** 1 year	
11.	**Heavy Duty Scanner** **Type:** Flatbed, ADF **Resolution, optical:** Hardware: 600 x 600 dpi; Optical: Up to 600 dpi **Scan Speed:** ADF: Up to 40 ppm / 80 ipm **Duplex ADF scanning:** Yes **ADF capacity:** Standard, 50 sheets **Scan size (flatbed), maximum:** ADF: 8.5 x 122 in Maximum; 2x2 in Minimum **Media types:** Paper (banner, inkjet, photo, plain), envelopes, labels, cards (greeting, index) **Output resolution dpi settings:** 75; 150; 200; 240; 300; 400; 500; 600; 1200 ppi **Memory:** Standard: 512 MB **Processor speed:** ARM-1176 666 MHz **Duty cycle (daily):** Recommended daily duty cycle: 4000 pages **OS Compatibility:** Windows 11, 10, 8/8.1, 7, Mac OS X v10.9 (Mavericks), OS X v10.10 (Yosemite) **Connectivity, standard:** Ethernet 10/100 Base-T, USB 3.0, WiFi 802.11 b/g/n, WiFi Direct **Warranty:** 1 Year Local	
12.	**Photocopier** **Functions:** Print, Copy, Scan **Print Speed:** 45 ppm **Technology:** Laser Technology **Print Color:** Black mono **Print Resolution:** Print: 1200 x 1200, Copy: 600 x 600 **Paper size:** A3, A4, Letter, Legal	

	Duplex Printing: Automatic Duplex Printing **DSDF:** Dual Scan Document Feeder with 290 Sheets Capacity minimum. **(RADF Not Acceptable**) **Interface Connection:** NETWORK Standard: 1000 Base-T/100Base- TX/10Base-T, **WIFI KIT MUST** **Monthly Duty Cycle:** 200,000 pages or higher **Processor speed:** 1.5 GHz Quad Core **Memory:** 5 GB RAM **System Storage:** 256 GB SSD **Display:** Min 10" LCD full functional touch screen display **Paper handling Input:** Standard: 500 x 2 Trays, By pass: 150 Sheets **Multiple Copies:** Up to 9,999 copies	
13.	**LED (75")** **Brand:** TCL or Equivalent **Type:** Smart QLED TV **Screen Size:** 75 Inches **Resolution:** 4K Ultra HD (3840 x 2160) **Panel Type:** QLED (Quantum Dot) **Refresh Rate:** 144Hz Motion Clarity Pro **Smart TV Platform:** Google TV **Processor:** AiPQ Pro Processor **Audio System:** ONKYO 2.1 Hi-Fi with Dolby Atmos or Equivalent **Connectivity:** Wi-Fi, HDMI x4, USB ports, Ethernet LAN **Energy Efficiency:** Optimized for low power consumption	
14.	**Wifi routers** **Model:** Mercury or equivalent **Wi-Fi Standard:** Wi-Fi 6 (802.11ax) **Wi-Fi Speed:** AX3000 (2402 Mbps @5GHz + 574 Mbps @2.4GHz) **Bands:** Dual-band (2.4GHz & 5GHz) **MU-MIMO:** Yes, 2×2 MU-MIMO **OFDMA:** Yes **Beamforming:** Yes **Security:** WPA3, WPA2-PSK **Antenna Type:** High-gain fixed antennas **Number of Antennas:** 4	

	external antennas **LAN Ports:** 3 × Gigabit LAN **WAN Port:** 1 × Gigabit WAN **Total Gigabit Ports:** 4 **IPv6 Support:** Yes **Wireless Modes:** Router Mode, Access Point Mode **Mesh Support:** Yes (One Mesh compatible) **Operating Frequency:** 2.4GHz & 5GHz **Dimensions (W×D×H):** 208 × 171 × 41 mm **Power Supply:** 12V DC / 1.5A	

Part-B Financial Proposal

18. Financial Proposal - Standard Forms

C1. Financial Proposal submission form

C2. Summary of costs

Note:- It is pertinent to mention that Financial Proposal and costing any item of this RFP shall not be the part of Technical Proposal, otherwise the bid shall be rejected.

8. C1- Financial Proposal Submission Form

To: Project Director

Pakistan Software Export Board

6th Floor New Statelife Building, Blue area, Islamabad

Islamabad, Pakistan

Tel: +92-51- 111 333 666

Fax: +92-51- 921-9075

Email: NSHRDP@pseb.org.pk

Sir,

We, the undersigned, offer to provide services for execution of "**Procurement of Software and Hardware for Training in Semiconductor Design National Semiconductor Human Resource Development Program (NSHRDP)"** project in accordance with your Request for Proposal dated. (Day , Month) 2026 and our Proposal (Technical and Financial Proposals). Our attached Financial Proposal is for the sum of [Amount in words and figures]. This amount is inclusive of all the local taxes, duties, fees, levies and other charges applicable on our company, our sub-contractors and collaborations under the Pakistani law.

Our Financial Proposal shall be binding upon us subject to the modifications resulting from Contract negotiations, up to expiration of the validity period of the Proposal, which is 180 calendar days from the closing date of proposal submission.

We understand you are not bound to accept any Proposal you receive. We remain,

Yours sincerely,

Authorized Signature:

Name and Title of Signatory:

Name of Firm:

Address:

C2. – Summary of Costs

Particulars	Pak Rupees (PKR)
Total(without taxes) **All applicable Taxes** **Grand Total of Financial Proposal**	

19. Bill of Quantity (BOQ) Lot – 1 Software

Comparability Rule: Bidders shall not alter bundle compositions. Where 'or Equivalent' is offered, provide a cross-reference matrix proving feature/flow equivalence at the line-item level to enable apple-to-apple evaluation.

(Please mention vendor/manufacturer's name in the Item Column below the respective flow name)

Sr.#	Item	Vendor	Unit Cost (PKR)	GST (PKR)	Total Cost (PKR)
1.	Digital IC Design Flow	Jasper RTL Designer Apps Option (to JGFVBASE) or Equivalent Jasper Lint & DFT Designer App or Equivalent Jasper Formal Apps Option (to JGFVBASE) or Equivalent Jasper Advanced Platform Option to JGFVBASE or Equivalent Jasper Formal Verification Platform JGFVBASE Jasper Coverage Unreachability APP or Equivalent Jasper Verification Apps Option (Option to LGFVBASE) or Equivalent Genus Low Power Option or Equivalent Genus Physical Option or Equivalent Genus CPU Accelerator Option or Equivalent Genus Synthesis Solution or Equivalent Joules Implementation Option or Equivalent Joules Multihost Option or Equivalent Joules RTL Power Solution XL or Equivalent Conformal® GXL or Equivalent Conformal® Low Power XL or Equivalent Conformal® Low Power GXL or Equivalent Conformal® ECO Designer GXL or Equivalent Conformal® Litmus Signoff or Equivalent Conformal® Litmus Constraint Management Option or Equivalent Innovus 3nm Option or Equivalent Innovus 7nm Option or Equivalent Innovus 20/16/14nm Option or Equivalent Innovus Mixed Signal Option or Equivalent Innovus High Frequency Route Option or Equivalent Innovus Hierarchical Design Option or Equivalent Innovus GigaPlace XL Option or Equivalent Innovus GigaPlace-GXL Option or Equivalent Innovus Power Integrity Option or Equivalent			

		Innovus Automotive Flow Option or Equivalent Innovus CPU Accelerator Option or Equivalent Innovus Implementation System or Equivalent Innovus DFM Option or Equivalent Cadence® Quantus Extraction XL or Equivalent Cadence® Quantus Advanced Analysis GXL Option or Equivalent Cadence® Quantus Advanced Modeling GXL Option or Equivalent Cadence® Quantus Display Technology Option or Equivalent Cadence® Qunatus Advanced Modeling20 GXL Option or Equivalent Cadence® Quantus Advanced Node Modeling Option or Equivalent Quantus 32/28nm to 10nm Option or Equivalent Cadence® Quantus 7nm Option or Equivalent Tempus Timing Signoff Solution L or Equivalent Tempus Timing Signoff Solution XL or Equivalent Tempus Advanced Analysis Option or Equivalent Tempus Timing Signoff Solution ECO or Equivalent Tempus Timing Signoff Solution MP or Equivalent Tempus Power Integrity Option or Equivalent Voltus-XFi Custom Power Integrity Solution or Equivalent Voltus IC Power Integrity Solution XL (VTS-XL) or Equivalent Voltus IC Power Integrity Solution GXL Option (VTS-AA) or Equivalent Voltus IC Power Integrity Solution ESD or Equivalent Voltus or Equivalent Voltus IC Power Integrity Solution MP (VTS-MP) or Equivalent Modus ATPG – Distributed CPU Option or Equivalent Modus DFT Option or Equivalent Modus Hierarchical Option or Equivalent Modus ATPG – Distributed Base or Equivalent Cadence® iPegasus DRC for Virtuoso Studio or Equivalent Cadence® iPegasus FILL for Virtuoso Studio or Equivalent Cadence® Pegasus 16nm Node or Equivalent Cadence® Pegasus Design Rule Check or			

		Equivalent Cadence® Pegasus Layout vs. Schematic Check or Equivalent Cadence® Pegasus DFM Fill or Equivalent Cadence® Pegasus Results Viewer or Equivalent Cadence® Pegasus Programmable Electrical Rule Check or Equivalent Cadence® Pegasus Design Review or Equivalent Cadence® Pegasus Custom Fill or Equivalent Cadence® Pegasus User Interface or Equivalent Cadence® Pegasus Design Review Layout and Mask Data Viewer or Equivalent Pegasus Layout Pattern Analyzer or Equivalent Pegasus Layout Pattern Fixing Option or Equivalent Celsius Thermal Solver or Equivalent Celsius Studio Advanced or Equivalent Celsius Advanced PTI or Equivalent Celsius EC Solver or Equivalent Design Compiler or Equivalent RTL Architect or Equivalent VCS Simulator or Equivalent Verdi Debug Platform or Equivalent VC SpyGlass or Equivalent VC Formal or Equivalent TestMAX ATPG or Equivalent TestMAX DFT or Equivalent Fusion Compiler or Equivalent IC Compiler II or Equivalent 3DIC Compiler or Equivalent PrimeTime STA or Equivalent PrimePower or Equivalent PrimeTime-Power or Equivalent StarRC or Equivalent NanoTime or Equivalent Library Compiler or Equivalent MilkyWay or Equivalent RedHawk or Equivalent Synplify or Equivalent			
2.	Analog & Mixed-Signal IC Design Flow	Virtuoso® Schematic Editor XL or Equivalent Virtuoso® Simulation Environment or Equivalent Virtuoso® System Design Platform or Equivalent Cadence® Framework Integration Runtime Option or Equivalent Cadence® Design Framework Integrator's			

		Toolkit or Equivalent Cadence® SKILL Development Environment or Equivalent Virtuoso® EDIF or Equivalent Virtuoso® Schematic VHDL Interface or Equivalent Virtuoso® Schematic Editor Verilog® Interface or Equivalent Spectre® AMS Designer or Equivalent Spectre® MMSIM with Spectre X Simulator or Equivalent Spectre® Characterization Simulator Option or Equivalent Spectre® Power Option or Equivalent Spectre® CPU Accelerator Option or Equivalent Spectre® Extensive Partitioned Simulator or Equivalent Interactive mode for Spectre® using Python/TCL or Equivalent Cadence® SimVision Mixed-Signal Debug Option or Equivalent Virtuoso® Power Manager or Equivalent Virtuoso® ADE Explorer or Equivalent Virtuoso® Visualization & Analysis XL or Equivalent Virtuoso® ADE Assembler or Equivalent Virtuoso® Variation Option or Equivalent Virtuoso® ADE Simulation Manager or Equivalent Virtuoso® ADE Verifier or Equivalent Virtuoso® Layout Suite GXL or Equivalent Virtuoso® Layout Suite EXL or Equivalent Virtuoso® Layout Suite MXL or Equivalent Virtuoso® Layout Suite EAD or Equivalent Virtuoso® RF Platform or Equivalent Virtuoso® Implementation Aware Design Option or Equivalent Virtuoso® Advanced Node Option for Layout or Equivalent Virtuoso® Advanced Node Option for Layout Standard or Equivalent Virtuoso® MultiTech Framework or Equivalent Virtuoso® Advanced Node Framework or Equivalent Cadence® iPegasus DRC for Virtuoso Studio or Equivalent Cadence® iPegasus FILL for Virtuoso Studio or Equivalent Cadence® Pegasus 16nm Node or Equivalent			

		Cadence® Pegasus Design Rule Check or Equivalent Cadence® Pegasus Layout vs. Schematic Check or Equivalent Cadence® Pegasus DFM Fill or Equivalent Cadence® Pegasus Results Viewer or Equivalent Cadence® Pegasus Programmable Electrical Rule Check or Equivalent Cadence® Pegasus Design Review or Equivalent Cadence® Pegasus Custom Fill or Equivalent Cadence® Pegasus User Interface or Equivalent Cadence® Pegasus Design Review Layout and Mask Data Viewer or Equivalent Cadence® Quantus Extraction XL or Equivalent Cadence® Quantus Advanced Analysis GXL Option or Equivalent Cadence® Quantus Advanced Modeling GXL Option or Equivalent Cadence® Quantus Advanced Node Modeling Option or Equivalent Quantus 32/28nm to 10nm Option or Equivalent Cadence® Quantus 7nm Option or Equivalent Voltus-XFi Custom Power Integrity Solution or Equivalent Voltus IC Power Integrity Solution XL (VTS-XL) or Equivalent Voltus IC Power Integrity Solution GXL Option (VTS-AA) or Equivalent Voltus IC Power Integrity Solution ESD or Equivalent Voltus IC Power Integrity Solution MP (VTS-MP) or Equivalent Spectre® RelXpert Reliability Simulator or Equivalent EMX® Planar or Equivalent Microwave Office Commercial & Academic Evaluation feature set or Equivalent Virtuoso® Analog Oasis Run-Time Option or Equivalent Cadence® OASIS for RFDE or Equivalent Xcelium Digital Mixed Signal App or Equivalent Xcelium Single Core or Equivalent Xcelium Digital Mixed Signal Option or Equivalent Xcelium Safety Simulation or Equivalent Liberate Trio or Equivalent Custom Compiler or Equivalent PrimeSim HSPICE or Equivalent PrimeSim EMIR or Equivalent			

		PrimeLib or Equivalent			
3	IC Design Verification Flow	Verisium Debug for Simulation or Equivalent vManager Safety or Equivalent vManager Linux Client (Quantity or Equivalent vManager Project Server or Equivalent Xcelium Digital Mixed Signal App or Equivalent Xcelium Single Core or Equivalent Xcelium Digital Mixed Signal Option or Equivalent Xcelium Safety Simulation or Equivalent Enterprise Simulator XL Interface for MTI or Equivalent Enterprise Simulator XL Interface for VCS or Equivalent Verifault XL Simulator or Equivalent Verifault XL Slave Node License or Equivalent Spectre® AMS Designer or Equivalent Spectre® MMSIM with Spectre X Simulator or Equivalent Virtuoso® AMS Designer Environment or Equivalent Cadence® SimVision Mixed-Signal Debug Option or Equivalent Jasper RTL Designer Apps Option or Equivalent Jasper Formal Apps Option or Equivalent Jasper Advanced Platform Option or Equivalent Jasper Formal Verification Platform or Equivalent Jasper Coverage Unreachability APP or Equivalent Jasper Verification Apps Option or Equivalent Jasper Lint & DFT Designer App or Equivalent Conformal® GXL or Equivalent Conformal® Low Power XL or Equivalent Conformal® Low Power GXL or Equivalent Conformal® ECO Designer GXL or Equivalent Conformal® Litmus Signoff or Equivalent Conformal® Litmus Constraint Management Option or Equivalent Joules Implementation Option or Equivalent Joules Multihost Option or Equivalent Joules RTL Power Solution XL or Equivalent Midas Safety Platform or Equivalent Modus ATPG – Distributed CPU Option or Equivalent Modus DFT Option or Equivalent Modus Hierarchical Option or Equivalent			

		Modus ATPG – Distributed Base or Equivalent Spectre® Characterization Simulator Option or Equivalent Spectre® RelXpert Reliability Simulator or Equivalent			
4.	PCB Design Flow	Integrity® System Planner or Equivalent Allegro® Design Publisher XL or Equivalent OrCAD® X Professional Plus or Equivalent Pspice® System Designer or Equivalent Allegro® X Designer or Equivalent Allegro® X Venture or Equivalent Allegro® X Productivity Toolbox or Equivalent Allegro® PCB Symphony Team Design Option or Equivalent Allegro® Library Authoring or Equivalent Allegro® X Silicon Layout Option or Equivalent Allegro® X APD RF Layout Option or Equivalent Allegro® X SiP Layout Option or Equivalent Allegro® X SiP Layout Bundle or Equivalent Sigrity X Aurora PCB Analysis or Equivalent Sigrity X PowerSI or Equivalent Sigrity X SPEEDEM or Equivalent Sigrity X Advanced SI or Equivalent Sigrity X Advanced PI or Equivalent Sigrity X SystemsPI Option or Equivalent Sigrity X Advanced IBIS Modeling or Equivalent Clarity Multi-Physics Universal HPC Accelerator or Equivalent Clarity PCB Extraction Suite or Equivalent Clarity IC Package Extraction Suite or Equivalent Clarity Advanced IC Package Extraction or Equivalent Celsius Thermal Solver or Equivalent Celsius Studio Advanced or Equivalent			
5.	Physical Verification Flow	IC Validator or Equivalent Calibre nmDRC or Equivalent Calibre nmLVS or Equivalent Calibre PERC or Equivalent Calibre xRC or Equivalent Calibre xACT or Equivalent			

Note: Licensing Expectations

- Licenses must be valid for academic, research, and continuing-education use across Components I & II Semiconductor Education & Research Clusters (SERCs) and Upskilling Training Programs (USTPs).
- Model: Annual subscription licenses valid through December 31, 2030, with fixed renewal price caps (≤ x% annual escalation; bidder to state x). Multi-year prepayment options may be offered if they are cost-neutral or better versus annual renewals.

20. Bill of Quantity (BOQ) Lot – 2 Hardware

Comparability Rule: Bidders shall not alter bundle compositions. Where 'or Equivalent' is offered, provide a cross-reference matrix proving feature/flow equivalence at the line-item level to enable apple-to-apple evaluation.

Sr.#	Item and Specifications	Qty	Unit Cost (PKR)	GST (PKR)	Total Cost (PKR)
1.	**High End Server for EDA tools** **Processor:** 2 × Intel Xeon Gold/Platinum CPUs or higher (minimum 32 physical cores, 64 threads or more) **Memory (RAM)**: Minimum 256 GB DDR4 ECC RAM, scalable up to 1TB to support concurrent multi-user environments **Storage Configuration**: Primary Storage: 1TB NVMe SSD for OS and toolchain Secondary Storage: 10TB SAS/SATA HDD in RAID-10 configuration for EDA project data **Networking**: 10GbE dual-port NIC with VLAN tagging and Jumbo Frame support **Operating System Compatibility**: Red Hat Enterprise Linux 8.4 or higher (RHEL) **Virtualization Support**: Support for KVM, Docker, or containerized EDA workflows **Redundant Power Supply (1+1):** 1400W **Ready Rails:** Sliding Rails without Cable Management Arm. **Warranty: THREE Years** OEM warranty	01			
2.	**High End server for Lab** **Processor:** Dual Intel Xeon Silver 4310 or AMD EPYC 7313, Minimum 24 physical cores (48 threads). **Memory (RAM)**: 256 GB DDR4 ECC RAM (expandable to 512 GB) **Storage Configuration**: 1 x 1 TB SSD for OS, 2 x 4 TB HDD (RAID 1 or 5), Software RAID acceptable **Networking**: 2 x 10 GbE	03			

	Operating System: Redhat Linux Enterprise **Chassis:** 2U Rack-mountable preferred. **Use Cases:** Local hosting of applications, storage, backups, or training resources.				
3.	**Engineering Workstations (Student Terminals)** **Processor:** Intel Core i9 (12th Gen or newer) or AMD Ryzen Thread ripper (32-core or above) **Memory (RAM):** 32GB DDR4 RAM, ECC preferred **Storage Configuration:** 1TB NVMe SSD, with read/write speeds exceeding 3000 MB/s **Networking**: 10GbE dual-port NIC with VLAN tagging and Jumbo Frame support **Operating System:** Pre-installed Linux Red Hat Enterprise OS with basic development packages (GCC, Python, Git) (optional) **Graphics:** NVIDIA RTX A2000 or higher, CUDA- enabled, with at least 6GB VRAM for acceleration of analog waveform processing and graphical layout rendering **Monitor:** 27" FHD (1920x1080) display mount compatibility.	105			
4.	**Laser Printer for Lab** **Functions:** Print **First page out:** As fast as 6.1 sec **Resolution:** Up to 1200 x 1200 dpi **Monthly duty cycle:** Up to 80,000 pages **Monthly Page Volume:** 750 to 4,000 **Print** **Technology:** Laser **Display:** LED 2-line backlit LCD graphic display **Processor speed:** 1200 MHz **Automatic Paper** **Sensor:** Yes **Connectivity:** USB, Ethernet, WIFI **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 **Memory:** 256 MB **Paper handling input:** 100-sheet multipurpose	03			

	Tray 1, 250-sheet input Tray 2 **Paper handling output:** 150 sheet output bin **Media sizes support:** Letter, legal, executive, Oficio (8.5 x 13 in), 4 x 6 in, 5 x 8 in, envelopes (No 10, Monarch) **Print speed:** Upto 40 ppm **Warranty:** 1 year				
5.	**FPGA kits for Lab** **FPGA Device:** High-end FPGA (Nexys A7-100T, and similar) **Logic Elements:** 100,000+ **Embedded Memory:** Up to 8 MB Block RAM **DSP Slices:** 240+ DSP slices **I/O Pins:** 150+ **Clock Sources:** 100 MHz on-board oscillator, external clock input **Configuration Interface:** JTAG, USB-JTAG, QSPI **On-board Memory:** DDR3 (512MB to 1GB), QSPI Flash (128MB) **Programming Interface:** USB, JTAG, Serial debug **Supported Voltage Levels:** 1.2V, 1.8V, 2.5V, 3.3V **Expansion Connectors:** PMOD, FMC (low pin count), Arduino Shield header **Power Supply:** 5V DC or USB-C input **USB Interface:** USB 2.0 Device/Host, micro USB **On-board LEDs:** 16 User LEDs + Power, Status **Switches/Buttons:** 4 Push-buttons, 4 Slide Switches, Reset **Communication Interfaces:** UART, SPI, I2C, Ethernet (10/100/1000), CAN (optional) **Supported Standards:** RoHS, CE, FCC Class A **Development Software Support:** Vivado Design Suite, Xilinx SDK, Petalinux (for SoC) **PCB Dimensions:** 110mm x 100mm (approx) **Operating Temperature Range:** 0°C to +70°C	60			

	(Commercial Grade)				
6.	**High End UPS for Lab** **Minimum Backup Duration:** 15KV UPS to support up to 60 minutes full load backup for the entire lab (servers, switches, and workstations) **Topology:** Online or Line-Interactive UPS with Pure Sine Wave Output **Features:** SNMP/USB monitoring support, replaceable batteries, surge protection. A minimum 1-year warranty with on-site support, hardware replacement commitment, and response SLA of 48 hours.	03			
7.	**Networking Equipment for Lab (the bidder shall estimate LAN infrastructure establishment for 3 labs)** **Core Switch**: 24 Port Fully Managed Fiber Core Switch (enterprise Level) 20 x 10GE SFP+ ports 4 x 25GE QSFP28 with 2 x 40GE QSFP+ Uplink Ports, 750GBps+ Switching Capacity 550 Mpps+ Forwarding Performance VLAN Support Full Managed IP Routing, Static Route, BGP Support Centralized Management Platform, Dual Power Supply Support. All switches for this RFP should be of same brand / OEM. Warranty 3 Years warranty verifiable from Principal / OEM. **Access Switches**: 24 Port Fully Managed Layer 2 Switch (enterprise Level) 24 x RJ 45 ports with 4 x 10GE SFP+ Uplink Ports, 120+ GBps Switching Capacity 90+ Mpps Forwarding Performance POE Budget: 200W+ VLAN Support Centralized Management Platform All switches for this RFP should be of same brand / OEM. Warranty Standard warranty verifiable from Principal / OEM. Wi-Fi 7 Quad-Radio 17.982 Gbps High-Density Indoor AP, Intelligent 5 GHz & 6 GHz Band Switching **Wireless protocol:** 802.11a/b/g/n/ac/ax/be	03			

	Radio design: Quad-radio: 2.4 GHz (2x2), 5 GHz (4x4), 5 GHz/6 GHz (4x4), 2.4 GHz/5 GHz (2x2), up to 12 spatial streams **Max. data transmission rate:** 17.982 Gbps **Network Cable** Network Cable Roll Cat 6A (Schneider/Molex or equivalent) Supply & Installation of Cat-6A U/UTP Cable, 10G Supported * Conductor Diameter: AWG 23 (0.57±0.005mm) * Insulation Diameter: 1.03±0.03 mm * Number of Pairs: 4 pairs * Conductor Type: Solid Bare Copper Standards: • Cables Cabling System Standard Fire Rating • IEC 61156-5 ed. 2 • ISO/IEC11801 ed.2 • LSZH: IEC 60332-1 • ANSI/TIA 568-C.2 **Patch Panel** Supply & Installation of 24 Port Patch Panel with U/UTP Cat-6A Tool less Shuttered I/Os, Fully Loaded, 1G Supported **Cable Manager** Supply & Installation of Cable manager **Face Plates** Supply & Installation of Single/Dual Port Face Plate without Shuttered, UK Style 86x86mm with Top Label Holder, Color Signal White Mandatory Features: * Single Port Without Shuttered Face Plate with Label holder with white label strip and transparent hinged cover * Keystone Fixing * UK standard single gang faceplate with 86 x 86 mm dimensions * Color Signal White * Compatible with all keystone jacks **I/O** Supply & Installation of U/UTP Cat-6A Tool less Shuttered I/O, White, 10G Supported Mandatory Features: * Tool less Assembly * U/UTP I/O, White * Shuttered I/O * Keystone Fixing * Color White				

	Standards: •SO/IEC 11801 Ed.2.2 •DIN EN 50173-1 •TIA EIA-568-C.2 •IEC 60603-7-51 **Copper Patch Cord** UTP Cat-6A Patch Cord, RJ45 to RJ45, 1-Meter, PVC, **Copper Patch Cord** UTP Cat-6A Patch Cord, RJ45 to RJ45, 3-Meter, PVC, **Fiber Patch Cords** Fiber Patch Cord SC/LC or LC/LC 3-Meter 10G Supported Bidder must provide MAL for this RFP. **SFP** 10GBASE-SR, SFP+ optic (LC), Long range over Single mode (OEM) must be same brand as switch original SFP **Network/Server Rack (APC or Equivalent) imported rack** 22U Data Rack Metal Body Black Color Double Section 600mm x 800mm with Fans **PVC Pipe / Duct** PVC Pipe / Duct with Fixing Material Socket, Bend, Clip Adamjee or equivalent per point **Services for Networking** Laying of Data Cat-6A Cable, Wall chiseling, Fiber Cable Laying, PVC Duct and PVC Pipe Fixing and Complete Installation of All Above Material. Termination / Tagging / Hanging of Material at Face Plate End and Patch Panel End Data and Wi-Fi Points and Fluke Testing of all nodes. Per point **Power Points** Electric Power Cabling plus (Pakistan Cable/Fast Cable (Ducting) per point Rate (including cable 3/29, and Duct) Face Plate with back Box Schneider supply and installation charge per point **Network Redundancy**: Support for dual-link				

	redundancy, spanning tree protocol (STP), and hot-swappable transceivers.				
8.	**Laptops** **Model:** Business series or equivalent **Generation:** Ultra 7 or higher **Processor Type:** Intel Core Ultra 7 2GHz or higher **Installed RAM:** 16 GB DDR5 or higher **Hard drive size:** 1 TB SSD NVMe or higher **Display:** IPS/UHD or higher **Graphics Card:** Intel Integrated or equivalent **Keyboard:** Backlit. **Ports/Slots:** USB-C Thunderbolt, 2 x USB, HDMI, Headphone / mic combo **Operating System:** MS Windows 11 Pro (Licensed) **Carry Case:** Yes **Warranty:** 1 Year	12			
9.	**Heavy Duty Colour Printers** **Functions:** Print **First page out black:** 5.7 sec **First page out color:** 5.7 sec **Resolution black:** Up to 1200 x 1200 dpi **Resolution color:** Up to 1200 x 1200 dpi **Monthly duty cycle:** Upto 120,000 pages **Print Technology:** Laser **Display:** LED **Processor speed:** 1.2 GHz **Automatic Paper** **Sensor:** Yes **Connectivity:** USB, Ethernet, WiFi **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 - Linux **Memory:** 1 GB	01			

	Paper handling input: 100-sheet multi-purpose tray, 550-sheet input tray 2, 3 **Paper handling output:** 500-sheet output bin **Media sizes support:** letter, legal, A4, A5, A6, envelopes (C5, DL) **Print speed black:** Upto 60 ppm **Print speed color:** Upto 60 ppm **Warranty:** 1 year				
10.	**Heavy Duty Printer** **Functions:** Print **First page out:** As fast as 6.1 sec **Resolution:** Up to 1200 x 1200 dpi **Monthly duty cycle:** Up to 80,000 pages **Monthly Page Volume:** 750 to 4,000 **Print Technology:** Laser **Display:** LED 2-line backlit LCD graphic display **Processor speed:** 1200 MHz **Automatic Paper Sensor:** Yes **Connectivity:** USB, Ethernet, WIFI **System Requirement:** MacOS, Microsoft Windows 11, 10, 8.1, 8, 7 **Memory:** 256 MB **Paper handling input:** 100-sheet multipurpose Tray 1, 250-sheet input Tray 2 **Paper handling output:** 150 sheet output bin **Media sizes support:** Letter, legal, executive, Oficio (8.5 x 13 in), 4 x 6 in, 5 x 8 in, envelopes (No 10, Monarch) **Print speed:** Upto 40 ppm **Warranty:** 1 year	01			
11.	**Heavy Duty Scanner** **Type:** Flatbed, ADF **Resolution, optical:** Hardware: 600 x 600 dpi; Optical: Up to 600 dpi **Scan Speed:** ADF: Up to 40 ppm / 80 ipm **Duplex ADF scanning:** Yes	01			

	ADF capacity: Standard, 50 sheets **Scan size (flatbed), maximum:** ADF: 8.5 x 122 in Maximum; 2x2 in Minimum **Media types:** Paper (banner, inkjet, photo, plain), envelopes, labels, cards (greeting, index) **Output resolution dpi settings:** 75; 150; 200; 240; 300; 400; 500; 600; 1200 ppi **Memory:** Standard: 512 MB **Processor speed:** ARM-1176 666 MHz **Duty cycle (daily):** Recommended daily duty cycle: 4000 pages **OS Compatibility:** Windows 11, 10, 8/8.1, 7, Mac OS X v10.9 (Mavericks), OS X v10.10 (Yosemite) **Connectivity, standard:** Ethernet 10/100 Base-T, USB 3.0, WiFi 802.11 b/g/n, WiFi Direct **Warranty:** 1 Year Local				
12.	**Photocopier** **Functions:** Print, Copy, Scan **Print Speed:** 45 ppm **Technology:** Laser Technology **Print Color:** Black mono **Print Resolution:** Print: 1200 x 1200, Copy: 600 x 600 **Paper size:** A3, A4, Letter, Legal **Duplex Printing:** Automatic Duplex Printing **DSDF:** Dual Scan Document Feeder with 290 Sheets Capacity minimum. **(RADF Not Acceptable**) **Interface Connection:** NETWORK Standard: 1000 Base-T/100Base- TX/10Base-T, **WIFI KIT MUST** **Monthly Duty Cycle:** 200,000 pages or higher **Processor speed:** 1.5 GHz Quad Core **Memory:** 5 GB RAM **System Storage:** 256 GB SSD	01			

	Display: Min 10” LCD full functional touch screen display **Paper handling Input:** Standard: 500 x 2 Trays, By pass: 150 Sheets **Multiple Copies:** Up to 9,999 copies				
13.	**LED (75”)** **Brand:** TCL or Equivalent **Type:** Smart QLED TV **Screen Size:** 75 Inches **Resolution:** 4K Ultra HD (3840 x 2160) **Panel Type:** QLED (Quantum Dot) **Refresh Rate:** 144Hz Motion Clarity Pro **Smart TV Platform:** Google TV **Processor:** AiPQ Pro Processor **Audio System:** ONKYO 2.1 Hi-Fi with Dolby Atmos or Equivalent **Connectivity:** Wi-Fi, HDMI x4, USB ports, Ethernet LAN **Energy Efficiency:** Optimized for low power consumption	06			
14.	**Wifi routers** **Model:** Mercury or equivalent **Wi-Fi Standard:** Wi-Fi 6 (802.11ax) **Wi-Fi Speed:** AX3000 (2402 Mbps @5GHz + 574 Mbps @2.4GHz) **Bands:** Dual-band (2.4GHz & 5GHz) **MU-** **MIMO:** Yes, 2×2 MU-MIMO **OFDMA:** Yes **Beamforming:** Yes **Security:** WPA3, WPA2-PSK **Antenna Type:** High- gain fixed antennas **Number of Antennas:** 4 external antennas **LAN Ports:** 3 × Gigabit LAN **WAN Port:** 1 × Gigabit WAN	03			

	Total Gigabit Ports: 4 **IPv6 Support:** Yes **Wireless Modes:** Router Mode, Access Point Mode **Mesh Support:** Yes (One Mesh compatible) **Operating Frequency:** 2.4GHz & 5GHz **Dimensions (W×D×H):** 208 × 171 × 41 mm **Power Supply:** 12V DC / 1.5A				

Based on the availability of allocated funds, PSEB reserves the right to determine the exact quantity and category of equipment to be procured under this RFP. The procurement process will be guided by strategic priorities, institutional readiness, and alignment with project objectives. PSEB may choose to procure select hardware or software items from the proposed list depending on budgetary constraints and technical evaluations. This ensures optimal resource utilization while maintaining the flexibility to address emerging needs during project execution.

21. Annexures

Annexure-I - Integrity PACT

(To be submitted on Legal Stamp Paper for successful bidder only)

Affidavit

Tender Number: _____

Date:_____

Tender Value: _____

Tender Title: _____

[name of Firm] hereby declares that it has not obtained or induced the procurement of any contact, right, interest, privilege or other obligation or benefit from Government of Pakistan (GOP) or any administrative subdivision or agency thereof or any other entity owned or controlled by it (GoP) through any corrupt business practice.

Without limiting the generality of the foregoing, [name of firm] represents and warrants that it has fully declared the brokerage, commission, fees etc. paid or payable to anyone and not given or agreed to give and shall not give or agree to give to anyone within or outside its affiliate , agent, associate, broker, consultant, director, promoter, shareholder, sponsor or subsidiary, any commission, gratification, bribe, finder's fee or kickback, whether described as consultation fee or otherwise, with the object of obtaining or inducing the procurement of contact, right, interest, privilege or other obligation or benefit in whatsoever form from Purchaser, except that which has been expressly declared pursuant hereto.

[The Firm/Contractor] certifies that it has made and will make full disclosure of all agreements and arrangements with all persons in respect of or related to the transaction with the Purchaser and has not taken any action or will not take any action to circumvent the above declaration, representation or' warranty / support.

[The Firm/Contractor] accepts full responsibility and strict liability for making any false declaration, not making full disclosure, misrepresenting facts or taking any action likely to defeat the purpose of this declaration, representation and warranty / support. It agrees that any contract, right, interest, privilege or other obligation or benefit obtained or procured as aforesaid shall, without prejudice to any other right and remedies available to the Purchaser under any law, contract or other instrument, be voidable at the option of the Purchaser.

Notwithstanding any rights and remedies exercised by the Purchaser in this regard, [the Firm/Contractor] agrees to indemnify the Purchaser for any loss or damage incurred by it on account of its corrupt business practices and further pay compensation to the Purchaser in an amount equivalent to ten time the sum of any commission, gratification, bribe, finder's fee or kickback given by [the Firm/Contractor] as aforesaid for the purpose of obtaining or inducing the procurement of any contract, right, interest, privilege or other obligation or benefit in whatsoever form from the Purchaser

_____

Authorized Signature & Stamp

Subscribed and sworn to me this_____. Day of _____20_____

Verified by the Notary Public

Annexure-II – Undertaking for Bidders (NSHRDP Phase-I)

It is hereby solemnly confirmed that the undertaking is submitted in respect of PSEB's tender titled "IT Industry Academia Bridge Program".

a. Declaration

It is to certify that I have read, clearly understood, and agreed upon to all the terms and conditions mentioned in the tender documents. Further, I certify that all of the information provided e.g. (certificates, etc.) in our bid is true and accurate and genuine. If at any stage the information provided is found to be false than I/We and my firm shall be held accountable, and our bid shall be rejected.

b. Statement for Non–Blacklisting

I, _____s/o Mr._____, Designation of M/s _____holding CNIC #_____hereby confirms that our firm/company is not blacklisted by any Ministry / Division / Department of the Government / Semi government / Autonomous body of Federal or Provincial Government in Pakistan.

9. Annexure-III - Format for Performance Security Bond

PERFORMANCE BOND GUARANTEE Date_____

To: Pakistan Software Export Board (PSEB)

6th Floor, New State Life Building Blue Area

Islamabad.

SIR,

1. Bank Guarantee Number:
2. Contract/Purchase Order No:
3. Name of Guarantor:
4. Address of Guarantor:
5. Amount of Guarantee in relevant currency:
6. Amount in words:
7. Date of Expiry of Guarantee:

Whereas your good self-have entered into Contract/Purchase Order No. with (vendor name with address) of hereinafter referred to as our customer and that one of the conditions of the Contract/Purchase Order is the submission of unconditional Bank Guarantee by our customer to your good self for a sum of (Amount in figure and words). In compliance with this stipulation of contract/Purchase Order, we hereby agree and undertake as under: -

a. To pay you unconditionally on demand and/or without any reference to our customer an amount not exceeding the sum of Rs/or relevant currency (amount in figure) as would be mentioned in your written Demand Notice.
b. To keep this Guarantee in force till (expiry date).
c. That we shall inform your office regarding termination of the validity of this Bank Guaranty one clear month before the actual expiry date of Guarantee.
d. That with the consent of our customer you may amend/alter any term/clause of contract/Purchase Order or add/delete any term/clause to/from this contract/Purchase Order without making any reference to us. We do not reserve any right to receive any such amendment/alteration or addition/deletion provided such like actions do not increase our monetary liability under this Bank Guaranty which shall be limited only to Rs/or relevant currency (Amount in figure and words).
e. That the Bank Guarantee herein before given shall not be affected by any change in the constitution of the Bank or Customer/Seller or Vendor. That this is unconditional Bank Guarantee, which shall be en-cashed on sight on presentation without any reference to our customer/seller or vendor. Bank Guarantee will not be released unless No Objection Certificate (NOC) is provided by Headquarter PSEB Procurement Department.

Authorized Signature/Stamp
Date_____